JPH0348543B2 - - Google Patents

Info

Publication number
JPH0348543B2
JPH0348543B2 JP56207880A JP20788081A JPH0348543B2 JP H0348543 B2 JPH0348543 B2 JP H0348543B2 JP 56207880 A JP56207880 A JP 56207880A JP 20788081 A JP20788081 A JP 20788081A JP H0348543 B2 JPH0348543 B2 JP H0348543B2
Authority
JP
Japan
Prior art keywords
byte
data
channel
error
mark
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56207880A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58107937A (ja
Inventor
Seiichi Shimizu
Masao Koyabu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56207880A priority Critical patent/JPS58107937A/ja
Publication of JPS58107937A publication Critical patent/JPS58107937A/ja
Publication of JPH0348543B2 publication Critical patent/JPH0348543B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP56207880A 1981-12-22 1981-12-22 チヤネル制御方式 Granted JPS58107937A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56207880A JPS58107937A (ja) 1981-12-22 1981-12-22 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56207880A JPS58107937A (ja) 1981-12-22 1981-12-22 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS58107937A JPS58107937A (ja) 1983-06-27
JPH0348543B2 true JPH0348543B2 (enrdf_load_stackoverflow) 1991-07-24

Family

ID=16547081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56207880A Granted JPS58107937A (ja) 1981-12-22 1981-12-22 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS58107937A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154555A (ja) * 1984-08-24 1986-03-18 Fujitsu Ltd チャネル処理装置
JP2544012B2 (ja) * 1990-08-22 1996-10-16 富士通株式会社 デ―タバッファのパリティチェック回路

Also Published As

Publication number Publication date
JPS58107937A (ja) 1983-06-27

Similar Documents

Publication Publication Date Title
EP0491697B1 (en) Apparatus and method for maintaining cache/main memory consistency
JPS61156954A (ja) バツフアメモリシステム
JPH0719232B2 (ja) メモリアレイのアドレスと中味とをチェックする装置及び方法
US5455939A (en) Method and apparatus for error detection and correction of data transferred between a CPU and system memory
JPS5918800B2 (ja) 部分書込み方法
US4761783A (en) Apparatus and method for reporting occurrences of errors in signals stored in a data processor
KR860000594A (ko) 버퍼기억장치용 태그 제어회로
EP0057096B1 (en) Information processing unit
JPH0348543B2 (enrdf_load_stackoverflow)
JPH1166762A (ja) フロッピディスクシステム
JPS6129024B2 (enrdf_load_stackoverflow)
US5590279A (en) Memory data copying apparatus
US4514847A (en) Key storage error processing system
JP2574821B2 (ja) ダイレクトメモリアクセス・コントローラ
JPS5936359B2 (ja) デ−タバツフア装置
JP3281982B2 (ja) データバッファ
JP2586072B2 (ja) 記憶装置
JPS6034135B2 (ja) バイトマ−クのパリテイチエツク方式
JP2772192B2 (ja) 入出力処理装置
SU951406A1 (ru) Запоминающее устройство с самоконтролем
JPS6351299B2 (enrdf_load_stackoverflow)
JP2597484B2 (ja) データ転送方式
KR970002655A (ko) 단일버퍼를 이용한 데이타 전송 제어 장치 및 방법
JPS6196575A (ja) 磁気デイスク装置の読み取り誤り訂正方式
JPH0250500B2 (enrdf_load_stackoverflow)