JPS6318181Y2 - - Google Patents
Info
- Publication number
- JPS6318181Y2 JPS6318181Y2 JP4818577U JP4818577U JPS6318181Y2 JP S6318181 Y2 JPS6318181 Y2 JP S6318181Y2 JP 4818577 U JP4818577 U JP 4818577U JP 4818577 U JP4818577 U JP 4818577U JP S6318181 Y2 JPS6318181 Y2 JP S6318181Y2
- Authority
- JP
- Japan
- Prior art keywords
- logic circuit
- circuit
- transistors
- conductivity type
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 5
- 101100119059 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) ERG25 gene Proteins 0.000 description 3
- 101150015217 FET4 gene Proteins 0.000 description 2
- 230000003321 amplification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- HCUOEKSZWPGJIM-YBRHCDHNSA-N (e,2e)-2-hydroxyimino-6-methoxy-4-methyl-5-nitrohex-3-enamide Chemical compound COCC([N+]([O-])=O)\C(C)=C\C(=N/O)\C(N)=O HCUOEKSZWPGJIM-YBRHCDHNSA-N 0.000 description 1
- 101001109689 Homo sapiens Nuclear receptor subfamily 4 group A member 3 Proteins 0.000 description 1
- 101000598778 Homo sapiens Protein OSCP1 Proteins 0.000 description 1
- 101001067395 Mus musculus Phospholipid scramblase 1 Proteins 0.000 description 1
- 102100022673 Nuclear receptor subfamily 4 group A member 3 Human genes 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4818577U JPS6318181Y2 (enrdf_load_stackoverflow) | 1977-04-15 | 1977-04-15 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4818577U JPS6318181Y2 (enrdf_load_stackoverflow) | 1977-04-15 | 1977-04-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS53141946U JPS53141946U (enrdf_load_stackoverflow) | 1978-11-09 |
JPS6318181Y2 true JPS6318181Y2 (enrdf_load_stackoverflow) | 1988-05-23 |
Family
ID=28931420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4818577U Expired JPS6318181Y2 (enrdf_load_stackoverflow) | 1977-04-15 | 1977-04-15 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6318181Y2 (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0770223B2 (ja) * | 1988-03-28 | 1995-07-31 | 日本電気株式会社 | ランダムアクセスメモリ |
-
1977
- 1977-04-15 JP JP4818577U patent/JPS6318181Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS53141946U (enrdf_load_stackoverflow) | 1978-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH035692B2 (enrdf_load_stackoverflow) | ||
KR100203302B1 (ko) | 엔-모스를 이용한 스테이틱 및 다이나믹 가산기 | |
US6100730A (en) | Prescaler system circuits | |
US5546035A (en) | Latch circuit having a logical operation function | |
US5930322A (en) | Divide-by-4/5 counter | |
JPH03192915A (ja) | フリップフロップ | |
JPS6318181Y2 (enrdf_load_stackoverflow) | ||
JPS63125017A (ja) | 3ステ−ト付相補型mos集積回路 | |
JP2786463B2 (ja) | フリップフロップ回路 | |
US5291078A (en) | Gate circuits in transition detection input buffers | |
JP2569750B2 (ja) | 同期型ドライバ回路 | |
JPS5834982B2 (ja) | クロツクドライバ−回路 | |
JPH02180426A (ja) | レベルシフト回路 | |
JP2580989B2 (ja) | 多相クロック発生回路 | |
JP3477844B2 (ja) | 高周波分周器 | |
JPH03283815A (ja) | 出力バッファ回路 | |
JP2656241B2 (ja) | アツプダウンカウンタ回路 | |
US4621370A (en) | Binary synchronous count and clear bit-slice module | |
JPS62231521A (ja) | 半導体集積回路 | |
JPH0431630Y2 (enrdf_load_stackoverflow) | ||
JP2752778B2 (ja) | 半導体集積回路 | |
JPH01191517A (ja) | Cmos出力バッファ回路 | |
JPH06152337A (ja) | 遷移検出回路内に使用される一方向ヒステリシスインバータ | |
JP2001127593A (ja) | ゲートアレイに於ける入力シュミットバッファ回路の設計方法、及び入力シュミットバッファ回路 | |
JPS59100614A (ja) | フリツプフロツプ回路 |