JPS63173623A - 多層板の製造方法 - Google Patents

多層板の製造方法

Info

Publication number
JPS63173623A
JPS63173623A JP62006389A JP638987A JPS63173623A JP S63173623 A JPS63173623 A JP S63173623A JP 62006389 A JP62006389 A JP 62006389A JP 638987 A JP638987 A JP 638987A JP S63173623 A JPS63173623 A JP S63173623A
Authority
JP
Japan
Prior art keywords
pin
press
caulking
fitting
guide hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62006389A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0427023B2 (enrdf_load_stackoverflow
Inventor
Yoshinori Urakuchi
浦口　良範
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP62006389A priority Critical patent/JPS63173623A/ja
Publication of JPS63173623A publication Critical patent/JPS63173623A/ja
Publication of JPH0427023B2 publication Critical patent/JPH0427023B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638—Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits

Landscapes

  • Laminated Bodies (AREA)
  • Casting Or Compression Moulding Of Plastics Or The Like (AREA)
  • Lining Or Joining Of Plastics Or The Like (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP62006389A 1987-01-14 1987-01-14 多層板の製造方法 Granted JPS63173623A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62006389A JPS63173623A (ja) 1987-01-14 1987-01-14 多層板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62006389A JPS63173623A (ja) 1987-01-14 1987-01-14 多層板の製造方法

Publications (2)

Publication Number Publication Date
JPS63173623A true JPS63173623A (ja) 1988-07-18
JPH0427023B2 JPH0427023B2 (enrdf_load_stackoverflow) 1992-05-08

Family

ID=11637018

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62006389A Granted JPS63173623A (ja) 1987-01-14 1987-01-14 多層板の製造方法

Country Status (1)

Country Link
JP (1) JPS63173623A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4959116A (en) * 1988-03-24 1990-09-25 Alps Electric Co., Ltd. Production of metal base laminate plate including applying an insulator film by powder coating
US8057623B2 (en) 2006-07-14 2011-11-15 Airbus Operations Limited Composite manufacturing method
CN105392304A (zh) * 2015-10-21 2016-03-09 胜宏科技（惠州）股份有限公司 一种线路板压合方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4959116A (en) * 1988-03-24 1990-09-25 Alps Electric Co., Ltd. Production of metal base laminate plate including applying an insulator film by powder coating
US8057623B2 (en) 2006-07-14 2011-11-15 Airbus Operations Limited Composite manufacturing method
US9764518B2 (en) 2006-07-14 2017-09-19 Airbus Operations Limited Composite manufacturing method
CN105392304A (zh) * 2015-10-21 2016-03-09 胜宏科技（惠州）股份有限公司 一种线路板压合方法

Also Published As

Publication number Publication date
JPH0427023B2 (enrdf_load_stackoverflow) 1992-05-08

Similar Documents

Publication Publication Date Title
US3660726A (en) Multi-layer printed circuit board and method of manufacture
EP1107654A4 (en) FILM FOR CONDUCTOR PLATE, METHOD FOR PRODUCING A CONTACT HOLE, FILLED CONTACT HOLE RESIN FOIL, PCB AND METHOD FOR THE PRODUCTION THEREOF
DE102014107299B4 (de) Chipkartenmodul, Chipkarte, und Verfahren zum Herstellen eines Chipkartenmoduls
CN101203095A (zh) 多层柔性电路板的制备方法
US20080314621A1 (en) Parallel chip embedded printed circuit board and manufacturing method thereof
JPS63173623A (ja) 多層板の製造方法
US20190335593A1 (en) Method of manufacturing the printed circuit board
JPH05343847A (ja) 多層印刷配線板の製造方法
JPS63262038A (ja) Ｆｇコイル付きモ−タ用プリントコイル
JPS63173624A (ja) 多層板の製造方法
JPH08228052A (ja) 金属嵌合基板の製造方法
JPH047581Y2 (enrdf_load_stackoverflow)
JPH1041623A (ja) メタルコアプリント配線板およびその製造方法
JPS5868999A (ja) 多層プリント配線板の製造方法
JP2570619B2 (ja) 多層印刷配線板およびその製造方法
JP2006261586A (ja) コイル部品の製造方法
JP2005183798A (ja) 多層プリント配線板および多層プリント配線板の製造方法
JP3423445B2 (ja) 積層部品及びその製造方法
JP3266986B2 (ja) セラミック多層基板の製造方法
JPS59114887A (ja) プリント回路板
JPH03250789A (ja) 多層プリント配線板
JPH06152149A (ja) 多層プリント配線板の穴明け方法
JP3760496B2 (ja) 多層プリント配線板の製造方法
JPS63153895A (ja) 多層配線板の製造方法
JPH11220259A (ja) 多層プリント配線板の製造方法