JPS6316781B2 - - Google Patents

Info

Publication number
JPS6316781B2
JPS6316781B2 JP58076160A JP7616083A JPS6316781B2 JP S6316781 B2 JPS6316781 B2 JP S6316781B2 JP 58076160 A JP58076160 A JP 58076160A JP 7616083 A JP7616083 A JP 7616083A JP S6316781 B2 JPS6316781 B2 JP S6316781B2
Authority
JP
Japan
Prior art keywords
computer
level
computers
main
slave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58076160A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59202566A (ja
Inventor
Masaaki Shibui
Haruo Igarashi
Akira Myamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58076160A priority Critical patent/JPS59202566A/ja
Publication of JPS59202566A publication Critical patent/JPS59202566A/ja
Publication of JPS6316781B2 publication Critical patent/JPS6316781B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
JP58076160A 1983-05-02 1983-05-02 計算機間伝送ライン切換装置 Granted JPS59202566A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58076160A JPS59202566A (ja) 1983-05-02 1983-05-02 計算機間伝送ライン切換装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58076160A JPS59202566A (ja) 1983-05-02 1983-05-02 計算機間伝送ライン切換装置

Publications (2)

Publication Number Publication Date
JPS59202566A JPS59202566A (ja) 1984-11-16
JPS6316781B2 true JPS6316781B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-04-11

Family

ID=13597301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58076160A Granted JPS59202566A (ja) 1983-05-02 1983-05-02 計算機間伝送ライン切換装置

Country Status (1)

Country Link
JP (1) JPS59202566A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6385966U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1986-11-26 1988-06-04
JPH02280497A (ja) * 1989-04-20 1990-11-16 Sanyo Electric Co Ltd リモートコントロール装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6385966U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1986-11-26 1988-06-04
JPH02280497A (ja) * 1989-04-20 1990-11-16 Sanyo Electric Co Ltd リモートコントロール装置

Also Published As

Publication number Publication date
JPS59202566A (ja) 1984-11-16

Similar Documents

Publication Publication Date Title
JPH01245335A (ja) プログラマブルコントローラの多重化システム
JP2011253408A (ja) サーバシステム及びそのｂｉｏｓ復旧方法
JPS59106056A (ja) フエイルセイフ式デ−タ処理システム
EP0686921B1 (en) Decentralized system and multiprocessor system
JPS6316781B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2001060160A (ja) 制御装置のｃｐｕ二重化システム
US7836335B2 (en) Cost-reduced redundant service processor configuration
TW202238373A (zh) 利用基板管理控制器進行韌體更新動作的伺服器系統
JPH04239831A (ja) 相互プロセッサバックアップ方式
JPH0827735B2 (ja) 分散システムにおけるバツクアツプ方式
JP3133426B2 (ja) 並列処理計算機
JPS6113627B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2732668B2 (ja) 二重化制御装置
JP2735074B2 (ja) 冗長構成方式
JP2019040331A (ja) 分散制御システムおよびノード
JPS638500B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
SU1608667A1 (ru) Трехканальное резервированное устройство
JPH07104840B2 (ja) 分散システムのバツクアツプ方法
JPS59157759A (ja) 二重化システム
JPH0474739B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59221702A (ja) デジタル式制御装置
JPS6040058B2 (ja) 二重化バスのチエツク方法
JPS61239334A (ja) 情報処理装置
JPS61125672A (ja) 階層化複重系計算機システムの自動切替方式
JPH0237458A (ja) 冗長バス構成のバス制御方式