JPS6316779B2 - - Google Patents

Info

Publication number
JPS6316779B2
JPS6316779B2 JP56111874A JP11187481A JPS6316779B2 JP S6316779 B2 JPS6316779 B2 JP S6316779B2 JP 56111874 A JP56111874 A JP 56111874A JP 11187481 A JP11187481 A JP 11187481A JP S6316779 B2 JPS6316779 B2 JP S6316779B2
Authority
JP
Japan
Prior art keywords
ram
rom
data
cpu
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56111874A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5814260A (ja
Inventor
Tatsuro Konuma
Takao Matsubayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56111874A priority Critical patent/JPS5814260A/ja
Publication of JPS5814260A publication Critical patent/JPS5814260A/ja
Publication of JPS6316779B2 publication Critical patent/JPS6316779B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
JP56111874A 1981-07-17 1981-07-17 デ−タ転送方式 Granted JPS5814260A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56111874A JPS5814260A (ja) 1981-07-17 1981-07-17 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56111874A JPS5814260A (ja) 1981-07-17 1981-07-17 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS5814260A JPS5814260A (ja) 1983-01-27
JPS6316779B2 true JPS6316779B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-04-11

Family

ID=14572315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56111874A Granted JPS5814260A (ja) 1981-07-17 1981-07-17 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS5814260A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1306065C (zh) * 2004-05-14 2007-03-21 中国科学院理化技术研究所 可控型微生物刻蚀装置
US10843137B2 (en) 2015-12-10 2020-11-24 Fujifilm Corporation Method for producing protective-layer-covered gas separation membrane, protective-layer-covered gas separation membrane, gas separation membrane module, and gas separation apparatus

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6337884A (ja) * 1986-07-31 1988-02-18 Anritsu Corp アドレステーブル共用の信号処理装置
US5109521A (en) * 1986-09-08 1992-04-28 Compaq Computer Corporation System for relocating dynamic memory address space having received microprocessor program steps from non-volatile memory to address space of non-volatile memory
JPH01312651A (ja) * 1988-06-13 1989-12-18 Nec Corp 情報処理装置
JPH0652047A (ja) * 1992-07-31 1994-02-25 Nec Corp メモリ転写方式

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6019538B2 (ja) * 1976-07-30 1985-05-16 カシオ計算機株式会社 プログラム書込み方式
JPS5441631A (en) * 1977-09-09 1979-04-03 Casio Comput Co Ltd Fixed program set system for control
JPS5645946U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1979-09-18 1981-04-24
JPS57127259A (en) * 1981-01-29 1982-08-07 Toyo Electric Mfg Co Ltd System for high-speed data transfer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1306065C (zh) * 2004-05-14 2007-03-21 中国科学院理化技术研究所 可控型微生物刻蚀装置
US10843137B2 (en) 2015-12-10 2020-11-24 Fujifilm Corporation Method for producing protective-layer-covered gas separation membrane, protective-layer-covered gas separation membrane, gas separation membrane module, and gas separation apparatus

Also Published As

Publication number Publication date
JPS5814260A (ja) 1983-01-27

Similar Documents

Publication Publication Date Title
US4386402A (en) Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack
US6223260B1 (en) Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three states
US4513369A (en) Information processing system
JPS63201851A (ja) バッファ記憶アクセス方法
JPS6316779B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60124754A (ja) バッファ記憶制御装置
EP0426111B1 (en) Memory control system
JPS6022779B2 (ja) 多重処理系のプログラム・ロ−デイング方法
JPS63129438A (ja) メモリ制御装置
JPH09311812A (ja) マイクロコンピュータ
JP2687679B2 (ja) プログラム開発装置
JPS59114657A (ja) マイクロコンピユ−タのメモリ用インタ−フエイス回路
JPS5971510A (ja) シ−ケンス制御回路
JPS62276663A (ja) プログラム転送方法
JPH0448263B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP3074897B2 (ja) メモリ回路
JPH02108139A (ja) キャッシュメモリ装置
JP2507721B2 (ja) バツフアメモリ装置
JPS62269234A (ja) 命令用キヤツシユ構成方式
JPH01259425A (ja) コンピュータ
JPH01258169A (ja) 共有メモリアドレス指定方式
EP0369935A2 (en) Multiple posting cache memory
JPH06337847A (ja) マルチプロセッサ装置
JPS63253446A (ja) メモリ優先切替方式
JPH01223689A (ja) デュアルポートメモリ装置