JPS6314498B2 - - Google Patents

Info

Publication number
JPS6314498B2
JPS6314498B2 JP56145320A JP14532081A JPS6314498B2 JP S6314498 B2 JPS6314498 B2 JP S6314498B2 JP 56145320 A JP56145320 A JP 56145320A JP 14532081 A JP14532081 A JP 14532081A JP S6314498 B2 JPS6314498 B2 JP S6314498B2
Authority
JP
Japan
Prior art keywords
wiring
layer
polyimide
polyimide layer
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56145320A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5846652A (ja
Inventor
Yorihiro Uchama
Masataka Shingu
Saburo Tsukada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14532081A priority Critical patent/JPS5846652A/ja
Priority to DE8282304831T priority patent/DE3279358D1/de
Priority to EP19820304831 priority patent/EP0074845B1/en
Publication of JPS5846652A publication Critical patent/JPS5846652A/ja
Publication of JPS6314498B2 publication Critical patent/JPS6314498B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31127—Etching organic layers
    • H01L21/31133—Etching organic layers by chemical means
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K13/00—Etching, surface-brightening or pickling compositions

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
JP14532081A 1981-09-14 1981-09-14 多層配線形成方法 Granted JPS5846652A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP14532081A JPS5846652A (ja) 1981-09-14 1981-09-14 多層配線形成方法
DE8282304831T DE3279358D1 (en) 1981-09-14 1982-09-14 Etching polyimide resin layers and method of manufacturing a semiconductor device having a layer of polyimide resin
EP19820304831 EP0074845B1 (en) 1981-09-14 1982-09-14 Etching polyimide resin layers and method of manufacturing a semiconductor device having a layer of polyimide resin

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14532081A JPS5846652A (ja) 1981-09-14 1981-09-14 多層配線形成方法

Publications (2)

Publication Number Publication Date
JPS5846652A JPS5846652A (ja) 1983-03-18
JPS6314498B2 true JPS6314498B2 (en, 2012) 1988-03-31

Family

ID=15382428

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14532081A Granted JPS5846652A (ja) 1981-09-14 1981-09-14 多層配線形成方法

Country Status (3)

Country Link
EP (1) EP0074845B1 (en, 2012)
JP (1) JPS5846652A (en, 2012)
DE (1) DE3279358D1 (en, 2012)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6045057A (ja) * 1983-08-23 1985-03-11 Toshiba Corp 固体撮像装置の製造方法
US4639290A (en) * 1985-12-09 1987-01-27 Hughes Aircraft Company Methods for selectively removing adhesives from polyimide substrates
JPH04130619A (ja) * 1990-09-20 1992-05-01 Mitsubishi Electric Corp 半導体装置の製造方法
JP2723051B2 (ja) * 1994-08-30 1998-03-09 日本電気株式会社 半導体装置
GB2336715B (en) * 1998-04-24 2000-03-15 United Microelectronics Corp Dual damascene structure and its manufacturing method
KR101170287B1 (ko) 2004-06-21 2012-07-31 카프레스 에이/에스 프로브의 정렬을 제공하기 위한 장치 및 방법과, 테스트 샘플의 특정 위치 상의 전기적 특성을 테스트하기 위한 테스트 장치
EP2463668A2 (en) 2004-06-21 2012-06-13 Capres A/S A method and an apparatus for testing electrical properties

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4068018A (en) * 1974-09-19 1978-01-10 Nippon Electric Co., Ltd. Process for preparing a mask for use in manufacturing a semiconductor device
JPS5932895B2 (ja) * 1974-10-07 1984-08-11 日本電気株式会社 半導体装置およびその製造方法
JPS5258384A (en) * 1975-11-10 1977-05-13 Hitachi Ltd Formation of high molecular resin film
US4158141A (en) * 1978-06-21 1979-06-12 Hughes Aircraft Company Process for channeling ion beams
US4394211A (en) * 1982-09-08 1983-07-19 Fujitsu Limited Method of manufacturing a semiconductor device having a layer of polymide resin

Also Published As

Publication number Publication date
JPS5846652A (ja) 1983-03-18
EP0074845B1 (en) 1989-01-11
EP0074845A3 (en) 1986-01-29
DE3279358D1 (en) 1989-02-16
EP0074845A2 (en) 1983-03-23

Similar Documents

Publication Publication Date Title
US4419813A (en) Method for fabricating semiconductor device
JP2519819B2 (ja) コンタクトホ―ルの形成方法
JPH0214782B2 (en, 2012)
JPS6144470A (ja) 集積回路チップにおける金属充填方法
US4494304A (en) Forming chan-stops by selectively implanting impurity ions through field-oxide layer during later stage of MOS-device fabrication
US4497108A (en) Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region
JPS6314498B2 (en, 2012)
US4504333A (en) Method of making field oxide regions
JPH0473296B2 (en, 2012)
JPH0415619B2 (en, 2012)
US3825455A (en) Method of producing insulated-gate field-effect semiconductor device having a channel stopper region
JPS63188952A (ja) 半導体装置の製造方法
JPS6160580B2 (en, 2012)
JPS622654A (ja) 半導体装置およびその製造方法
JP2695812B2 (ja) 半導体装置
JP2621607B2 (ja) 半導体装置の製造方法
JP2773938B2 (ja) 半導体装置の製造方法
JPS6092623A (ja) 半導体装置の製造方法
JPS5893342A (ja) 半導体装置の製造方法
JPS61150239A (ja) 半導体装置の製造方法
JPS62190849A (ja) 半導体装置の製造方法
JPS6331100B2 (en, 2012)
JPS60102757A (ja) 半導体装置の製造方法
JPH0370385B2 (en, 2012)
JPS6342146A (ja) 半導体装置の製造方法