GB2336715B - Dual damascene structure and its manufacturing method - Google Patents

Dual damascene structure and its manufacturing method

Info

Publication number
GB2336715B
GB2336715B GB9808860A GB9808860A GB2336715B GB 2336715 B GB2336715 B GB 2336715B GB 9808860 A GB9808860 A GB 9808860A GB 9808860 A GB9808860 A GB 9808860A GB 2336715 B GB2336715 B GB 2336715B
Authority
GB
United Kingdom
Prior art keywords
manufacturing
dual damascene
damascene structure
dual
damascene
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9808860A
Other versions
GB2336715A (en
GB9808860D0 (en
Inventor
Ellis Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to GB9808860A priority Critical patent/GB2336715B/en
Publication of GB9808860D0 publication Critical patent/GB9808860D0/en
Publication of GB2336715A publication Critical patent/GB2336715A/en
Application granted granted Critical
Publication of GB2336715B publication Critical patent/GB2336715B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/7681Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving one or more buried masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76825Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76828Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
GB9808860A 1998-04-24 1998-04-24 Dual damascene structure and its manufacturing method Expired - Fee Related GB2336715B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB9808860A GB2336715B (en) 1998-04-24 1998-04-24 Dual damascene structure and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9808860A GB2336715B (en) 1998-04-24 1998-04-24 Dual damascene structure and its manufacturing method

Publications (3)

Publication Number Publication Date
GB9808860D0 GB9808860D0 (en) 1998-06-24
GB2336715A GB2336715A (en) 1999-10-27
GB2336715B true GB2336715B (en) 2000-03-15

Family

ID=10830984

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9808860A Expired - Fee Related GB2336715B (en) 1998-04-24 1998-04-24 Dual damascene structure and its manufacturing method

Country Status (1)

Country Link
GB (1) GB2336715B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9240350B2 (en) * 2011-05-16 2016-01-19 Varian Semiconductor Equipment Associates, Inc. Techniques for forming 3D structures

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0074845A2 (en) * 1981-09-14 1983-03-23 Fujitsu Limited Etching polyimide resin layers and method of manufacturing a semiconductor device having a layer of polyimide resin
WO1996012297A2 (en) * 1994-10-11 1996-04-25 Advanced Micro Devices, Inc. Simplified dual damascene process for multilevel metallization and interconnection structure
US5686354A (en) * 1995-06-07 1997-11-11 Advanced Micro Devices, Inc. Dual damascene with a protective mask for via etching

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0074845A2 (en) * 1981-09-14 1983-03-23 Fujitsu Limited Etching polyimide resin layers and method of manufacturing a semiconductor device having a layer of polyimide resin
WO1996012297A2 (en) * 1994-10-11 1996-04-25 Advanced Micro Devices, Inc. Simplified dual damascene process for multilevel metallization and interconnection structure
US5686354A (en) * 1995-06-07 1997-11-11 Advanced Micro Devices, Inc. Dual damascene with a protective mask for via etching

Also Published As

Publication number Publication date
GB2336715A (en) 1999-10-27
GB9808860D0 (en) 1998-06-24

Similar Documents

Publication Publication Date Title
SG78336A1 (en) Pyrazolopyrimidines and pyrazolotriazines
GB9923529D0 (en) Sliding member and manufacturing method thereof
EP1102535A4 (en) Compounds and methods
HK1042330A1 (en) Toilet with dual-flushing and method thereof
EP1070496A4 (en) Tablet manufacturing method and tablet
EP1070497A4 (en) Tablet manufacturing methods and tablet
GB9921487D0 (en) Manufacturing methods
GB2338604B (en) Antenna and its manufacturing method
GB2336715B (en) Dual damascene structure and its manufacturing method
GB9803322D0 (en) Methods
GB2335539B (en) Manufacturing method for self-aligned local interconnects and contacts
GB2335259B (en) An explosion-suppressing structure
GB2340657B (en) Dual damascene technique
GB2342775B (en) Method fabricating local interconnect
GB2340302A8 (en) Dual damascene process
GB9807348D0 (en) Superconducting wires
GB9708705D0 (en) Manufacturing method
GB9814788D0 (en) Snakes and ladders
GB9804525D0 (en) Manufacturing method
TW369857U (en) Double-ply net-ted structure
TW379662U (en) Sun-shielding structure
GB9805435D0 (en) Structure
TW351917U (en) Convenient-type hook-removing structure
GB9815966D0 (en) Structure
TW392593U (en) Clipborad structure

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee