JPS6314440B2 - - Google Patents
Info
- Publication number
- JPS6314440B2 JPS6314440B2 JP57140704A JP14070482A JPS6314440B2 JP S6314440 B2 JPS6314440 B2 JP S6314440B2 JP 57140704 A JP57140704 A JP 57140704A JP 14070482 A JP14070482 A JP 14070482A JP S6314440 B2 JPS6314440 B2 JP S6314440B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- circuit
- parity
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57140704A JPS5930300A (ja) | 1982-08-13 | 1982-08-13 | 集積mos型メモリ回路素子 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57140704A JPS5930300A (ja) | 1982-08-13 | 1982-08-13 | 集積mos型メモリ回路素子 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5930300A JPS5930300A (ja) | 1984-02-17 |
JPS6314440B2 true JPS6314440B2 (enrdf_load_stackoverflow) | 1988-03-30 |
Family
ID=15274786
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57140704A Granted JPS5930300A (ja) | 1982-08-13 | 1982-08-13 | 集積mos型メモリ回路素子 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5930300A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009211797A (ja) * | 2008-02-29 | 2009-09-17 | Hynix Semiconductor Inc | 半導体素子 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4825416A (en) * | 1986-05-07 | 1989-04-25 | Advanced Micro Devices, Inc. | Integrated electronic memory circuit with internal timing and operable in both latch-based and register-based systems |
US5392302A (en) * | 1991-03-13 | 1995-02-21 | Quantum Corp. | Address error detection technique for increasing the reliability of a storage subsystem |
US5311520A (en) * | 1991-08-29 | 1994-05-10 | At&T Bell Laboratories | Method and apparatus for programmable memory control with error regulation and test functions |
-
1982
- 1982-08-13 JP JP57140704A patent/JPS5930300A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009211797A (ja) * | 2008-02-29 | 2009-09-17 | Hynix Semiconductor Inc | 半導体素子 |
Also Published As
Publication number | Publication date |
---|---|
JPS5930300A (ja) | 1984-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6154860A (en) | High-speed test system for a memory device | |
US6311299B1 (en) | Data compression circuit and method for testing embedded memory devices | |
JPS59162700A (ja) | ダイナミツクメモリを有するコンピユ−タシステム | |
US5367526A (en) | Memory module, parity bit emulator, and associated method for parity bit emulation | |
JPS6314440B2 (enrdf_load_stackoverflow) | ||
US6636943B1 (en) | Method for detecting continuity modules in a direct Rambus DRAM subsystem | |
EP0923080B1 (en) | Burst length discriminating circuit for use in synchronous semiconductor memory and having a predetermined initialized state of power-up | |
JPH0778231A (ja) | メモリカード | |
JPS63241649A (ja) | マイクロコンピユータ・システム | |
JP2699640B2 (ja) | 放射線認識回路を用いた電子回路 | |
JP2741887B2 (ja) | 特殊試験機能回路を備える半導体装置 | |
TW407283B (en) | Embedded memory device and its burn-in method | |
JPS623520B2 (enrdf_load_stackoverflow) | ||
US5586129A (en) | Parity bit memory simulator | |
JP3518012B2 (ja) | 外部固体記憶装置 | |
JP2697393B2 (ja) | リセット回路 | |
JPS61214040A (ja) | メモリのパリテイ回路 | |
JPS63239545A (ja) | メモリエラ−検出回路 | |
JPH01161560A (ja) | I/o機器制御装置 | |
JPH04369711A (ja) | 電子ディスクサブシステム | |
JPH06119200A (ja) | メモリ装置およびそのテスト方式 | |
JPH01258054A (ja) | 記憶装置のアクセス制御方式 | |
JPH02113340A (ja) | 半導体集積回路 | |
JPS6379153A (ja) | メモリ制御回路 | |
JP2004355430A (ja) | Dmac回路の論理検証手法 |