JPS6313276B2 - - Google Patents
Info
- Publication number
- JPS6313276B2 JPS6313276B2 JP57111535A JP11153582A JPS6313276B2 JP S6313276 B2 JPS6313276 B2 JP S6313276B2 JP 57111535 A JP57111535 A JP 57111535A JP 11153582 A JP11153582 A JP 11153582A JP S6313276 B2 JPS6313276 B2 JP S6313276B2
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- word
- potential
- current
- static
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57111535A JPS593786A (ja) | 1982-06-30 | 1982-06-30 | スタテイツク型半導体記憶装置 |
US06/508,505 US4539661A (en) | 1982-06-30 | 1983-06-28 | Static-type semiconductor memory device |
EP83303761A EP0098164B1 (en) | 1982-06-30 | 1983-06-29 | Static type semiconductor memory device |
DE8383303761T DE3378939D1 (en) | 1982-06-30 | 1983-06-29 | Static type semiconductor memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57111535A JPS593786A (ja) | 1982-06-30 | 1982-06-30 | スタテイツク型半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS593786A JPS593786A (ja) | 1984-01-10 |
JPS6313276B2 true JPS6313276B2 (en, 2012) | 1988-03-24 |
Family
ID=14563806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57111535A Granted JPS593786A (ja) | 1982-06-30 | 1982-06-30 | スタテイツク型半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS593786A (en, 2012) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61202337A (ja) * | 1985-03-01 | 1986-09-08 | Olympus Optical Co Ltd | 光学的情報記録再生装置 |
JPH07111833B2 (ja) * | 1985-07-12 | 1995-11-29 | 日本電気株式会社 | スタテイツク半導体記憶装置 |
US4796230A (en) * | 1987-06-24 | 1989-01-03 | Intel Corporation | Folded-cascode configured differential current steering column decoder circuit |
JPH04159687A (ja) * | 1990-10-23 | 1992-06-02 | Nec Ic Microcomput Syst Ltd | プリチャージ回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6027114B2 (ja) * | 1980-07-24 | 1985-06-27 | 日本電気株式会社 | メモリ装置 |
-
1982
- 1982-06-30 JP JP57111535A patent/JPS593786A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS593786A (ja) | 1984-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4355377A (en) | Asynchronously equillibrated and pre-charged static ram | |
KR970023375A (ko) | 데이터 유지회로 | |
JPH02201797A (ja) | 半導体メモリ装置 | |
JPH0140437B2 (en, 2012) | ||
JPH0762955B2 (ja) | ダイナミック型ランダムアクセスメモリ | |
EP0553993A2 (en) | Dual-port memory with read and read/write ports | |
JP3101297B2 (ja) | 半導体メモリ装置 | |
JPH11232873A (ja) | 半導体記憶装置 | |
US4539661A (en) | Static-type semiconductor memory device | |
KR100207861B1 (ko) | 반도체 집적회로 장치 | |
KR930001652B1 (ko) | 반도체 기억장치 | |
US6067264A (en) | High speed semiconductor memory device | |
JPH01119982A (ja) | スタティック型ランダムアクセスメモリ | |
JPS6160515B2 (en, 2012) | ||
JPH08129891A (ja) | メモリセル回路 | |
JPS6313276B2 (en, 2012) | ||
JPS61222090A (ja) | フラツシユクリア機能をもつスタテイツクram | |
JPH0660665A (ja) | 半導体スタティックramのビット線負荷回路 | |
JP2001202775A (ja) | 再書き込み擬似sram及びその再書き込み方法 | |
JP2876799B2 (ja) | 半導体記憶装置 | |
JPS6299975A (ja) | 半導体記憶回路 | |
JP3298123B2 (ja) | マルチポートsram | |
JPH02302994A (ja) | 半導体メモリ装置 | |
JPH0770224B2 (ja) | 同期式スタティックランダムアクセスメモリ | |
JP3487019B2 (ja) | 半導体記憶装置 |