JPS63115396A - 回路パタ−ン形成方法 - Google Patents

回路パタ−ン形成方法

Info

Publication number
JPS63115396A
JPS63115396A JP61260631A JP26063186A JPS63115396A JP S63115396 A JPS63115396 A JP S63115396A JP 61260631 A JP61260631 A JP 61260631A JP 26063186 A JP26063186 A JP 26063186A JP S63115396 A JPS63115396 A JP S63115396A
Authority
JP
Japan
Prior art keywords
layer
paste
paste layer
circuit pattern
green sheet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61260631A
Other languages
English (en)
Japanese (ja)
Other versions
JPH047118B2 (enrdf_load_stackoverflow
Inventor
貴志男 横内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61260631A priority Critical patent/JPS63115396A/ja
Publication of JPS63115396A publication Critical patent/JPS63115396A/ja
Publication of JPH047118B2 publication Critical patent/JPH047118B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Ceramic Capacitors (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP61260631A 1986-11-04 1986-11-04 回路パタ−ン形成方法 Granted JPS63115396A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61260631A JPS63115396A (ja) 1986-11-04 1986-11-04 回路パタ−ン形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61260631A JPS63115396A (ja) 1986-11-04 1986-11-04 回路パタ−ン形成方法

Publications (2)

Publication Number Publication Date
JPS63115396A true JPS63115396A (ja) 1988-05-19
JPH047118B2 JPH047118B2 (enrdf_load_stackoverflow) 1992-02-07

Family

ID=17350602

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61260631A Granted JPS63115396A (ja) 1986-11-04 1986-11-04 回路パタ−ン形成方法

Country Status (1)

Country Link
JP (1) JPS63115396A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57193091A (en) * 1981-05-22 1982-11-27 Nippon Electric Co Method of forming circuit pattern
JPS59106184A (ja) * 1982-12-10 1984-06-19 三菱電機株式会社 電子回路基板のパタ−ン層形成方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57193091A (en) * 1981-05-22 1982-11-27 Nippon Electric Co Method of forming circuit pattern
JPS59106184A (ja) * 1982-12-10 1984-06-19 三菱電機株式会社 電子回路基板のパタ−ン層形成方法

Also Published As

Publication number Publication date
JPH047118B2 (enrdf_load_stackoverflow) 1992-02-07

Similar Documents

Publication Publication Date Title
US3729819A (en) Method and device for fabricating printed wiring or the like
US3158503A (en) Metallizing holes
JPH05102342A (ja) セラミツクシート中にバイアパターンを得る方法およびそれにより製造されたデバイス
JPS63115396A (ja) 回路パタ−ン形成方法
JPS59132698A (ja) 多層セラミツク回路基板の製造方法
JPS60117796A (ja) 多層配線基板及びその製造方法
JPH0645758A (ja) 多層セラミック基板およびその製造方法
JPH0834341B2 (ja) 厚膜抵抗体付回路基板の製造方法
JP2917837B2 (ja) セラミックス基板の製造方法
JPS60140788A (ja) パツド印刷による回路形成方法
JPS61230391A (ja) 多層回路基板の製造方法
JPS6012793A (ja) セラミツク多層配線基板の製造方法
JPS6134992A (ja) 厚膜回路形成法
JPH04219993A (ja) 多層セラミック基板およびその製造方法
JPH0537156A (ja) 多層回路基板及びその製造方法
JPH0786747A (ja) セラミック多層基板の製造方法
JPH0380358B2 (enrdf_load_stackoverflow)
JPS63192295A (ja) 精密電気配線の作成方法
JPS62281395A (ja) セラミツク配線基板の製造方法
JPH03227559A (ja) セラミック製チップキャリヤの製造方法
JPS63192294A (ja) 精密電気配線の作成方法
JPH0463487A (ja) プリント回路基板の製造方法
JPS62194694A (ja) セラミツク回路基板の製造方法
JPH01202405A (ja) ビア・ホール形成方法
JPS59132699A (ja) 多層セラミツク回路基板の製造方法