JPS6310458B2 - - Google Patents
Info
- Publication number
- JPS6310458B2 JPS6310458B2 JP58062774A JP6277483A JPS6310458B2 JP S6310458 B2 JPS6310458 B2 JP S6310458B2 JP 58062774 A JP58062774 A JP 58062774A JP 6277483 A JP6277483 A JP 6277483A JP S6310458 B2 JPS6310458 B2 JP S6310458B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- scan
- scan path
- buffer means
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58062774A JPS59188756A (ja) | 1983-04-08 | 1983-04-08 | スキヤンパス制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58062774A JPS59188756A (ja) | 1983-04-08 | 1983-04-08 | スキヤンパス制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59188756A JPS59188756A (ja) | 1984-10-26 |
| JPS6310458B2 true JPS6310458B2 (enrdf_load_stackoverflow) | 1988-03-07 |
Family
ID=13210052
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58062774A Granted JPS59188756A (ja) | 1983-04-08 | 1983-04-08 | スキヤンパス制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59188756A (enrdf_load_stackoverflow) |
-
1983
- 1983-04-08 JP JP58062774A patent/JPS59188756A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59188756A (ja) | 1984-10-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4369511A (en) | Semiconductor memory test equipment | |
| US5325367A (en) | Memory device containing a static ram memory that is adapted for executing a self-test, and integrated circuit containing such a device as an embedded static ram memory | |
| US5097442A (en) | Programmable depth first-in, first-out memory | |
| JPH0225208B2 (enrdf_load_stackoverflow) | ||
| US4450538A (en) | Address accessed memory device having parallel to serial conversion | |
| JPS6231439B2 (enrdf_load_stackoverflow) | ||
| JPH0323871B2 (enrdf_load_stackoverflow) | ||
| JPH04263335A (ja) | データ転送方法 | |
| US4326290A (en) | Means and methods for monitoring the storage states of a memory and other storage devices in a digital data processor | |
| US5305329A (en) | Delay data setting circuit and method | |
| JPS6310458B2 (enrdf_load_stackoverflow) | ||
| KR0170210B1 (ko) | 메모리 장치의 테스트 회로 | |
| JPS6314247A (ja) | スキヤンパス制御方式 | |
| JPS63108747A (ja) | ゲ−トアレイ集積回路 | |
| JPS593966A (ja) | 半導体記憶装置試験方法 | |
| US20060176731A1 (en) | Multifunctional latch circuit for use with both sram array and self test device | |
| JPH0690266B2 (ja) | 半導体集積回路装置 | |
| JPS6144342B2 (enrdf_load_stackoverflow) | ||
| JPS6134677A (ja) | 画像輪郭処理回路 | |
| KR100450655B1 (ko) | 디지탈 블럭 테스트회로 및 이를 이용한 램 디지탈-아날로그변환장치 | |
| JPS629443A (ja) | 診断制御装置 | |
| JPS59110097A (ja) | スキヤンパス制御装置 | |
| JPH02213965A (ja) | メモリ素子およびメモリ装置 | |
| JPS622337B2 (enrdf_load_stackoverflow) | ||
| JPS6353576B2 (enrdf_load_stackoverflow) |