JPS59188756A - スキヤンパス制御装置 - Google Patents

スキヤンパス制御装置

Info

Publication number
JPS59188756A
JPS59188756A JP58062774A JP6277483A JPS59188756A JP S59188756 A JPS59188756 A JP S59188756A JP 58062774 A JP58062774 A JP 58062774A JP 6277483 A JP6277483 A JP 6277483A JP S59188756 A JPS59188756 A JP S59188756A
Authority
JP
Japan
Prior art keywords
scan
data
data buffer
bit
buffer means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58062774A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6310458B2 (enrdf_load_stackoverflow
Inventor
Shukichi Moriyama
修吉 森山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58062774A priority Critical patent/JPS59188756A/ja
Publication of JPS59188756A publication Critical patent/JPS59188756A/ja
Publication of JPS6310458B2 publication Critical patent/JPS6310458B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP58062774A 1983-04-08 1983-04-08 スキヤンパス制御装置 Granted JPS59188756A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58062774A JPS59188756A (ja) 1983-04-08 1983-04-08 スキヤンパス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58062774A JPS59188756A (ja) 1983-04-08 1983-04-08 スキヤンパス制御装置

Publications (2)

Publication Number Publication Date
JPS59188756A true JPS59188756A (ja) 1984-10-26
JPS6310458B2 JPS6310458B2 (enrdf_load_stackoverflow) 1988-03-07

Family

ID=13210052

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58062774A Granted JPS59188756A (ja) 1983-04-08 1983-04-08 スキヤンパス制御装置

Country Status (1)

Country Link
JP (1) JPS59188756A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6310458B2 (enrdf_load_stackoverflow) 1988-03-07

Similar Documents

Publication Publication Date Title
US5602780A (en) Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
US6381684B1 (en) Quad data rate RAM
US4159541A (en) Minimum pin memory device
US5155732A (en) Method and apparatus for data transfer to and from devices through a boundary-scan test access port
JPH0225208B2 (enrdf_load_stackoverflow)
JPH059872B2 (enrdf_load_stackoverflow)
US4586181A (en) Test pattern generating apparatus
US4450538A (en) Address accessed memory device having parallel to serial conversion
EP0645776B1 (en) Semiconductor memory device executing a memory test
US4326290A (en) Means and methods for monitoring the storage states of a memory and other storage devices in a digital data processor
US4388701A (en) Recirculating loop memory array having a shift register buffer for parallel fetching and storing
JPS59161744A (ja) 情報処理装置のスキヤン方式
US5117395A (en) Expansible FIFO memory for accommodating added memory stages in a multistage memory with common control signals
JPS59188756A (ja) スキヤンパス制御装置
JPH05100877A (ja) パリテイ反転試験方式
JPS6159698A (ja) 半導体記憶装置
KR0183932B1 (ko) 에프아이에프오 제어회로
JP3777047B2 (ja) フラッシュメモリ装置の消去方法
JPS633392B2 (enrdf_load_stackoverflow)
JPS59104800A (ja) 画像メモリのパリテイ・チエツク方式
JPS6314247A (ja) スキヤンパス制御方式
JPS6144342B2 (enrdf_load_stackoverflow)
JPS629443A (ja) 診断制御装置
JPS59110097A (ja) スキヤンパス制御装置
JPH0249520B2 (enrdf_load_stackoverflow)