JPS628946B2 - - Google Patents

Info

Publication number
JPS628946B2
JPS628946B2 JP54087841A JP8784179A JPS628946B2 JP S628946 B2 JPS628946 B2 JP S628946B2 JP 54087841 A JP54087841 A JP 54087841A JP 8784179 A JP8784179 A JP 8784179A JP S628946 B2 JPS628946 B2 JP S628946B2
Authority
JP
Japan
Prior art keywords
conductor layer
etching
resist
photoresist
printing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54087841A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5612743A (en
Inventor
Kazuyoshi Haniwara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP8784179A priority Critical patent/JPS5612743A/ja
Publication of JPS5612743A publication Critical patent/JPS5612743A/ja
Publication of JPS628946B2 publication Critical patent/JPS628946B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
    • H10W74/142—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations exposing the passive side of the semiconductor body
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations

Landscapes

  • Wire Bonding (AREA)
JP8784179A 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate Granted JPS5612743A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8784179A JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8784179A JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Publications (2)

Publication Number Publication Date
JPS5612743A JPS5612743A (en) 1981-02-07
JPS628946B2 true JPS628946B2 (https=) 1987-02-25

Family

ID=13926127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8784179A Granted JPS5612743A (en) 1979-07-11 1979-07-11 Processing method of projection for conductive layer of substrate

Country Status (1)

Country Link
JP (1) JPS5612743A (https=)

Also Published As

Publication number Publication date
JPS5612743A (en) 1981-02-07

Similar Documents

Publication Publication Date Title
CA1301952C (en) Selective solder formation on printed circuit boards
KR100777994B1 (ko) 엄격한 공차로 매입된 소자를 구비하는 인쇄 회로 기판형성 방법
US3960561A (en) Method for making electrical lead frame devices
US6977349B2 (en) Method for manufacturing wiring circuit boards with bumps and method for forming bumps
JPH09232741A (ja) プリント配線板
JPS628946B2 (https=)
JPS628945B2 (https=)
JPS5917981B2 (ja) 基板導体層への突起製造方法
JPH08186373A (ja) プリント配線板の製造方法
US5578186A (en) Method for forming an acrylic resist on a substrate and a fabrication process of an electronic apparatus
KR100275372B1 (ko) 회로기판 제조방법
US5716760A (en) Method for plating a substrate to eliminate the use of a solder mask
JP2727870B2 (ja) フィルムキャリアテープ及びその製造方法
JP2723744B2 (ja) 印刷配線板の製造方法
JPS5819152B2 (ja) インサツハイセンキバンノセイゾウホウホウ
JPH0677633A (ja) プリント配線板およびその製造方法
JPS6070796A (ja) プリント回路板の製造法
JPH0354873B2 (https=)
JPS6334937A (ja) フイルムキヤリヤの製造方法
JPS63246894A (ja) フレキシブルスル−ホ−ル基板の製造方法
JPH0494588A (ja) 印刷配線板の製造方法
JPH0567871A (ja) 印刷配線板及びその製造方法
JPS63209196A (ja) 印刷配線板の製造方法
JPS63131595A (ja) 印刷配線板の製造方法
GB2049297A (en) Method of manufacturing printed circuitry