JPS6289085A - デ−タ転送方法 - Google Patents
デ−タ転送方法Info
- Publication number
- JPS6289085A JPS6289085A JP60228772A JP22877285A JPS6289085A JP S6289085 A JPS6289085 A JP S6289085A JP 60228772 A JP60228772 A JP 60228772A JP 22877285 A JP22877285 A JP 22877285A JP S6289085 A JPS6289085 A JP S6289085A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- address
- bits
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60228772A JPS6289085A (ja) | 1985-10-16 | 1985-10-16 | デ−タ転送方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60228772A JPS6289085A (ja) | 1985-10-16 | 1985-10-16 | デ−タ転送方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6289085A true JPS6289085A (ja) | 1987-04-23 |
| JPH0571116B2 JPH0571116B2 (enrdf_load_stackoverflow) | 1993-10-06 |
Family
ID=16881597
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60228772A Granted JPS6289085A (ja) | 1985-10-16 | 1985-10-16 | デ−タ転送方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6289085A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63271669A (ja) * | 1987-04-30 | 1988-11-09 | Toshiba Corp | ビツトマツプイメ−ジ処理装置 |
-
1985
- 1985-10-16 JP JP60228772A patent/JPS6289085A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63271669A (ja) * | 1987-04-30 | 1988-11-09 | Toshiba Corp | ビツトマツプイメ−ジ処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0571116B2 (enrdf_load_stackoverflow) | 1993-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5353427A (en) | Semiconductor memory device for simple cache system with selective coupling of bit line pairs | |
| US5509132A (en) | Semiconductor memory device having an SRAM as a cache memory integrated on the same chip and operating method thereof | |
| JP2523586B2 (ja) | 半導体記憶装置 | |
| JPS62152050A (ja) | 半導体メモリ | |
| JPH1115773A (ja) | 半導体集積回路、コンピュータシステム、データ処理装置及びデータ処理方法 | |
| JP2895488B2 (ja) | 半導体記憶装置及び半導体記憶システム | |
| US6931483B2 (en) | Memory device having different burst order addressing for read and write operations | |
| JPS5960658A (ja) | 論理機能を備えた半導体記憶装置 | |
| US6212596B1 (en) | Synchronous memory and data processing system having a programmable burst length | |
| US5745914A (en) | Technique for converting system signals from one address configuration to a different address configuration | |
| US5146572A (en) | Multiple data format interface | |
| US4916603A (en) | Distributed reference and change table for a virtual memory system | |
| JPH0390942A (ja) | 主記憶装置の制御方式 | |
| JPS6289085A (ja) | デ−タ転送方法 | |
| JPH0427583B2 (enrdf_load_stackoverflow) | ||
| JPS6326753A (ja) | メモリ−バス制御方法 | |
| JPH034939B2 (enrdf_load_stackoverflow) | ||
| JPH04278651A (ja) | 主記憶装置 | |
| JPH024020B2 (enrdf_load_stackoverflow) | ||
| JPS63217460A (ja) | バツフア制御回路 | |
| JPS5847798B2 (ja) | 記憶装置 | |
| JPH0756753B2 (ja) | メモリ装置 | |
| JPH01118941A (ja) | メモリアクセス制御方式 | |
| JPH0652516B2 (ja) | バス・インターフェース装置 | |
| JPH0642266B2 (ja) | メモリアクセス回路 |