JPH034939B2 - - Google Patents

Info

Publication number
JPH034939B2
JPH034939B2 JP18820583A JP18820583A JPH034939B2 JP H034939 B2 JPH034939 B2 JP H034939B2 JP 18820583 A JP18820583 A JP 18820583A JP 18820583 A JP18820583 A JP 18820583A JP H034939 B2 JPH034939 B2 JP H034939B2
Authority
JP
Japan
Prior art keywords
bank
information
register
banks
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP18820583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6079445A (ja
Inventor
Toshuki Furui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP18820583A priority Critical patent/JPS6079445A/ja
Publication of JPS6079445A publication Critical patent/JPS6079445A/ja
Publication of JPH034939B2 publication Critical patent/JPH034939B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP18820583A 1983-10-07 1983-10-07 記憶制御装置 Granted JPS6079445A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18820583A JPS6079445A (ja) 1983-10-07 1983-10-07 記憶制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18820583A JPS6079445A (ja) 1983-10-07 1983-10-07 記憶制御装置

Publications (2)

Publication Number Publication Date
JPS6079445A JPS6079445A (ja) 1985-05-07
JPH034939B2 true JPH034939B2 (enrdf_load_stackoverflow) 1991-01-24

Family

ID=16219607

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18820583A Granted JPS6079445A (ja) 1983-10-07 1983-10-07 記憶制御装置

Country Status (1)

Country Link
JP (1) JPS6079445A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63191252A (ja) * 1987-02-03 1988-08-08 Fujitsu Ltd パイプライン同期化方式
JP3039557B2 (ja) * 1989-11-01 2000-05-08 日本電気株式会社 記憶装置
JP2626154B2 (ja) * 1990-04-18 1997-07-02 日本電気株式会社 メモリアクセス制御装置

Also Published As

Publication number Publication date
JPS6079445A (ja) 1985-05-07

Similar Documents

Publication Publication Date Title
US6393512B1 (en) Circuit and method for detecting bank conflicts in accessing adjacent banks
US5060145A (en) Memory access system for pipelined data paths to and from storage
US6507886B1 (en) Scheduler for avoiding bank conflicts in issuing concurrent requests to main memory
US5172379A (en) High performance memory system
US5265231A (en) Refresh control arrangement and a method for refreshing a plurality of random access memory banks in a memory system
US6499093B2 (en) Multiple mode memory module
US4943966A (en) Memory diagnostic apparatus and method
US6170070B1 (en) Test method of cache memory of multiprocessor system
JPH03296992A (ja) 半導体記憶装置
CA2008669C (en) Multiple mode memory module
EP0509994B1 (en) Centralized reference and change table for a multiprocessor virtual memory system
AU682357B2 (en) Method for combining a plurality of independently operating circuits within a single package
US12322434B2 (en) Directed refresh management for DRAM
USRE41589E1 (en) Memory system performing fast access to a memory location by omitting the transfer of a redundant address
JPH034939B2 (enrdf_load_stackoverflow)
JPH0721114A (ja) マルチプロセッサシステムの共有メモリ制御装置
EP0587370A1 (en) Method and apparatus for software sharing between multiple controllers
US20010034820A1 (en) Multiple mode memory module
JPS60136841A (ja) 記憶制御装置
JPH08286974A (ja) キャッシュメモリ装置
JP2684752B2 (ja) 拡張記憶制御方式
JPS59191656A (ja) メモリｉｃシミュレ−タ
JP2002169724A (ja) キャッシュメモリにおける部分無効化装置
JPH02105241A (ja) メモリ故障検出回路
JPS6289085A (ja) デ−タ転送方法