JPS6262055B2 - - Google Patents

Info

Publication number
JPS6262055B2
JPS6262055B2 JP9539580A JP9539580A JPS6262055B2 JP S6262055 B2 JPS6262055 B2 JP S6262055B2 JP 9539580 A JP9539580 A JP 9539580A JP 9539580 A JP9539580 A JP 9539580A JP S6262055 B2 JPS6262055 B2 JP S6262055B2
Authority
JP
Japan
Prior art keywords
layer
forming
insulating film
conductive layer
ito
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP9539580A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5720452A (en
Inventor
Kyohiro Kawasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP9539580A priority Critical patent/JPS5720452A/ja
Publication of JPS5720452A publication Critical patent/JPS5720452A/ja
Publication of JPS6262055B2 publication Critical patent/JPS6262055B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
JP9539580A 1980-07-11 1980-07-11 Forming method for multilayer wiring Granted JPS5720452A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9539580A JPS5720452A (en) 1980-07-11 1980-07-11 Forming method for multilayer wiring

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9539580A JPS5720452A (en) 1980-07-11 1980-07-11 Forming method for multilayer wiring

Publications (2)

Publication Number Publication Date
JPS5720452A JPS5720452A (en) 1982-02-02
JPS6262055B2 true JPS6262055B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-12-24

Family

ID=14136456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9539580A Granted JPS5720452A (en) 1980-07-11 1980-07-11 Forming method for multilayer wiring

Country Status (1)

Country Link
JP (1) JPS5720452A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5013156A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-06-06 1975-02-12
JPS5258491A (en) * 1975-11-10 1977-05-13 Hitachi Ltd Semiconductor device
JPS5365088A (en) * 1976-11-22 1978-06-10 Nec Corp Semiconductor device

Also Published As

Publication number Publication date
JPS5720452A (en) 1982-02-02

Similar Documents

Publication Publication Date Title
US4029562A (en) Forming feedthrough connections for multi-level interconnections metallurgy systems
JPS6262055B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH06294973A (ja) 液晶表示装置用アレイ基板
JP3323264B2 (ja) 半導体装置の製造方法
JPH07176525A (ja) 低抵抗配線の形成方法
JPS60176231A (ja) 化合物半導体素子の電極の形成方法
JPS6113375B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5950095B2 (ja) 半導体装置の製造方法
JPH0562948A (ja) リフトオフ法によるパターン形成方法
JP3263481B2 (ja) 半導体装置および半導体装置の製造方法
JPS62154759A (ja) 半導体装置及びその製造方法
JPS63293861A (ja) 半導体装置の製造方法
JP3033171B2 (ja) 半導体装置の製造方法
JPH01268150A (ja) 半導体装置
JPH07321202A (ja) 多層配線の形成方法
JPS60161686A (ja) 薄膜非線形素子の製造方法
JPS63257268A (ja) 半導体集積回路
JPS61226958A (ja) 半導体装置およびその製造法
JPS6050334B2 (ja) 半導体装置
JPH0462924A (ja) 半導体装置の製造方法
JPS63289935A (ja) 半導体装置の製造方法
JPS6019661B2 (ja) 電極形成法
JPS62183539A (ja) 半導体装置の製造方法
JPS6097691A (ja) 厚膜薄膜配線基板の製造方法
JPH01101661A (ja) 電気的コンタクトの製造方法