JPS6258543B2 - - Google Patents

Info

Publication number
JPS6258543B2
JPS6258543B2 JP12156980A JP12156980A JPS6258543B2 JP S6258543 B2 JPS6258543 B2 JP S6258543B2 JP 12156980 A JP12156980 A JP 12156980A JP 12156980 A JP12156980 A JP 12156980A JP S6258543 B2 JPS6258543 B2 JP S6258543B2
Authority
JP
Japan
Prior art keywords
layer
oxide film
wiring
aluminum
groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP12156980A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5745949A (en
Inventor
Hiroshi Tokunaga
Ryoji Abe
Hiroshi Goto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP12156980A priority Critical patent/JPS5745949A/ja
Publication of JPS5745949A publication Critical patent/JPS5745949A/ja
Publication of JPS6258543B2 publication Critical patent/JPS6258543B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP12156980A 1980-09-02 1980-09-02 Manufacture of semiconductor device Granted JPS5745949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12156980A JPS5745949A (en) 1980-09-02 1980-09-02 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12156980A JPS5745949A (en) 1980-09-02 1980-09-02 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5745949A JPS5745949A (en) 1982-03-16
JPS6258543B2 true JPS6258543B2 (enrdf_load_stackoverflow) 1987-12-07

Family

ID=14814471

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12156980A Granted JPS5745949A (en) 1980-09-02 1980-09-02 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5745949A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0497979A1 (en) * 1989-10-25 1992-08-12 Miura Research Co. Shutter of pressure vessel

Also Published As

Publication number Publication date
JPS5745949A (en) 1982-03-16

Similar Documents

Publication Publication Date Title
JPH0135495B2 (enrdf_load_stackoverflow)
EP0285410A1 (en) Forming metal interconnects on uneven substrates
JPH09148433A (ja) 半導体装置及びその製造方法
JP3262496B2 (ja) 埋込導体を有する集積回路の製造方法
JPH0682759B2 (ja) 導電性スタツドの形成方法
US5294296A (en) Method for manufacturing a contact hole of a semiconductor device
JPH0332215B2 (enrdf_load_stackoverflow)
JPS6258543B2 (enrdf_load_stackoverflow)
JPH0313744B2 (enrdf_load_stackoverflow)
JP4770079B2 (ja) 半導体装置の製造方法
JP3039447B2 (ja) 半導体装置の製造方法
JPS6254427A (ja) 半導体装置の製造方法
KR940008021B1 (ko) 반도체장치의 배선형성법
JPH0864580A (ja) 半導体装置の製造方法
JPH07326668A (ja) 半導体装置の製造方法
JPS59175124A (ja) 半導体装置の製造方法
JPH1187321A (ja) 半導体装置の製造方法
JPH0194623A (ja) 多層配線半導体装置の製造方法
JPS63161645A (ja) 半導体装置の製造方法
JP2712450B2 (ja) 半導体装置の製造方法
JPH1187310A (ja) 緩やかな傾斜を有する酸化膜パターン形成のための半導体素子の製造方法
JP3295172B2 (ja) ドライエッチング方法及び半導体装置の製造方法
JPS58197748A (ja) 半導体装置の製造方法
JPS62128150A (ja) 半導体装置の製造方法
JPH0416011B2 (enrdf_load_stackoverflow)