JPS6256529B2 - - Google Patents

Info

Publication number
JPS6256529B2
JPS6256529B2 JP62014332A JP1433287A JPS6256529B2 JP S6256529 B2 JPS6256529 B2 JP S6256529B2 JP 62014332 A JP62014332 A JP 62014332A JP 1433287 A JP1433287 A JP 1433287A JP S6256529 B2 JPS6256529 B2 JP S6256529B2
Authority
JP
Japan
Prior art keywords
clock signal
output
delay line
signal
period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP62014332A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62187920A (ja
Inventor
Jooji Kaminsukii Deebitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ABERCOM AFRICA Ltd
Original Assignee
ABERCOM AFRICA Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ABERCOM AFRICA Ltd filed Critical ABERCOM AFRICA Ltd
Publication of JPS62187920A publication Critical patent/JPS62187920A/ja
Publication of JPS6256529B2 publication Critical patent/JPS6256529B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/64—Generators producing trains of pulses, i.e. finite sequences of pulses
    • H03K3/72—Generators producing trains of pulses, i.e. finite sequences of pulses with means for varying repetition rate of trains
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/04—Shaping pulses by increasing duration; by decreasing duration
    • H03K5/06—Shaping pulses by increasing duration; by decreasing duration by the use of delay lines or other analogue delay elements

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
JP62014332A 1979-09-04 1987-01-26 可変周波数クロツク信号発生器 Granted JPS62187920A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US71810 1979-09-04
US06/071,810 US4316148A (en) 1979-09-04 1979-09-04 Variable frequency logic clock

Publications (2)

Publication Number Publication Date
JPS62187920A JPS62187920A (ja) 1987-08-17
JPS6256529B2 true JPS6256529B2 (esLanguage) 1987-11-26

Family

ID=22103742

Family Applications (2)

Application Number Title Priority Date Filing Date
JP1980125130U Pending JPS5667533U (esLanguage) 1979-09-04 1980-09-04
JP62014332A Granted JPS62187920A (ja) 1979-09-04 1987-01-26 可変周波数クロツク信号発生器

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP1980125130U Pending JPS5667533U (esLanguage) 1979-09-04 1980-09-04

Country Status (4)

Country Link
US (1) US4316148A (esLanguage)
JP (2) JPS5667533U (esLanguage)
CA (1) CA1142239A (esLanguage)
DE (1) DE3032568C2 (esLanguage)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10633730B2 (en) 2014-09-05 2020-04-28 Jfe Steel Corporation Material for cold-rolled stainless steel sheet

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4414637A (en) * 1981-01-13 1983-11-08 Honeywell Information Systems Inc. Adjustable clock system having a dynamically selectable clock period
US4684897A (en) * 1984-01-03 1987-08-04 Raytheon Company Frequency correction apparatus
US4587531A (en) * 1984-11-05 1986-05-06 Eastman Kodak Company Clock signal producing apparatus
US4868514A (en) * 1987-11-17 1989-09-19 International Business Machines Corporation Apparatus and method for digital compensation of oscillator drift
GB8818665D0 (en) * 1988-08-05 1988-09-07 Crosfield Electronics Ltd Methods & apparatus for synchronising clock signals
DE3843261A1 (de) * 1988-12-22 1990-06-28 Ant Nachrichtentech Schaltungsanordnung zur steuerung der phase eines taktsignals
GB2234371A (en) * 1989-07-07 1991-01-30 Inmos Ltd Clock generation
US5126592A (en) * 1989-10-05 1992-06-30 Nguyen Nam K Circuit having a delay line for use in a data processing system or logic system
EP0570158B1 (en) * 1992-05-08 2000-01-19 National Semiconductor Corporation Frequency multiplication circuit and method for generating a stable clock signal
US6064707A (en) 1995-12-22 2000-05-16 Zilog, Inc. Apparatus and method for data synchronizing and tracking
CN100422901C (zh) * 2004-03-04 2008-10-01 Nxp股份有限公司 可编程时钟生成
TWI257482B (en) * 2004-12-15 2006-07-01 Spirox Corp Method and apparatus for measuring jitter of signal

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DD65949A (esLanguage) *
US3422423A (en) * 1965-01-04 1969-01-14 Sperry Rand Corp Digital-to-analog converter
US4165490A (en) * 1977-12-19 1979-08-21 International Business Machines Corporation Clock pulse generator with selective pulse delay and pulse width control

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10633730B2 (en) 2014-09-05 2020-04-28 Jfe Steel Corporation Material for cold-rolled stainless steel sheet

Also Published As

Publication number Publication date
DE3032568A1 (de) 1981-03-19
JPS62187920A (ja) 1987-08-17
US4316148A (en) 1982-02-16
DE3032568C2 (de) 1988-07-07
JPS5667533U (esLanguage) 1981-06-05
CA1142239A (en) 1983-03-01

Similar Documents

Publication Publication Date Title
CN110336545B (zh) 一种支持宽频率范围的双向自适应时钟电路
US5554946A (en) Timing signal generator
JPS6256529B2 (esLanguage)
KR100540487B1 (ko) 데이터 출력제어회로
CN118567605B (zh) 一种同源pll时钟下降低fifo延时的实现方法及系统
US6362694B1 (en) Method and apparatus for providing a ring oscillator
JP2576366B2 (ja) 可変遅延バッファ回路
US6049236A (en) Divide-by-one or divide-by-two qualified clock driver with glitch-free transitions between operating frequencies
US6163545A (en) System and method for data transfer across multiple clock domains
CN111710353A (zh) 实施精确占空比控制的双数据速率电路和数据生成方法
JP3488224B2 (ja) 遷移信号制御装置とそれを用いたｄｍａコントローラ及び遷移信号制御プロセッサ
JP2637738B2 (ja) クロック補正方式
JPS6244727B2 (esLanguage)
JP2002517935A (ja) 異なる周波数のクロック信号を生成するための同調可能なディジタル発振器回路及び方法
US5642060A (en) Clock generator
JP2545986B2 (ja) 論理パス多重化方式
JP3579277B2 (ja) クロック同期遅延制御回路
JPH08329000A (ja) 情報処理装置
KR100188627B1 (ko) 마이크로프로세서 클럭의 중지 제어 장치 및 방법
KR100278271B1 (ko) 클럭주파수분주장치
JP3631390B2 (ja) 同期回路システム及び同期回路
KR200334823Y1 (ko) 칼럼어드레스스트로브제어회로
JPH04305719A (ja) クロック信号切換え回路
JPS59231668A (ja) 二重化クロツク信号切替方式
JP2591201B2 (ja) 信号切替装置