DD65949A - - Google Patents

Info

Publication number
DD65949A
DD65949A DD65949DA DD65949A DD 65949 A DD65949 A DD 65949A DD 65949D A DD65949D A DD 65949DA DD 65949 A DD65949 A DD 65949A
Authority
DD
German Democratic Republic
Application number
Publication of DD65949A publication Critical patent/DD65949A/xx

Links

DD65949D DD65949A (esLanguage)

Publications (1)

Publication Number Publication Date
DD65949A true DD65949A (esLanguage)

Family

ID=258024

Family Applications (1)

Application Number Title Priority Date Filing Date
DD65949D DD65949A (esLanguage)

Country Status (1)

Country Link
DD (1) DD65949A (esLanguage)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3032568A1 (de) * 1979-09-04 1981-03-19 Sperry Corp., New York, N.Y. Taktpulsgeber mit abaenderbarer frequenz

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3032568A1 (de) * 1979-09-04 1981-03-19 Sperry Corp., New York, N.Y. Taktpulsgeber mit abaenderbarer frequenz

Similar Documents

Publication Publication Date Title
EP0356042B1 (en) Method and apparatus for synchronising clock signals
US4414637A (en) Adjustable clock system having a dynamically selectable clock period
EP3181714B1 (en) Material for cold-rolled stainless steel sheets
EP0570158B1 (en) Frequency multiplication circuit and method for generating a stable clock signal
US4316148A (en) Variable frequency logic clock
TWI257482B (en) Method and apparatus for measuring jitter of signal
DE3843261A1 (de) Schaltungsanordnung zur steuerung der phase eines taktsignals
CN100422901C (zh) 可编程时钟生成
US5126592A (en) Circuit having a delay line for use in a data processing system or logic system
DD65949A (esLanguage)