CN100422901C - 可编程时钟生成 - Google Patents
可编程时钟生成 Download PDFInfo
- Publication number
- CN100422901C CN100422901C CNB2005800066366A CN200580006636A CN100422901C CN 100422901 C CN100422901 C CN 100422901C CN B2005800066366 A CNB2005800066366 A CN B2005800066366A CN 200580006636 A CN200580006636 A CN 200580006636A CN 100422901 C CN100422901 C CN 100422901C
- Authority
- CN
- China
- Prior art keywords
- signal
- clock signal
- input
- controlled variable
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04100876.4 | 2004-03-04 | ||
EP04100876 | 2004-03-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1926494A CN1926494A (zh) | 2007-03-07 |
CN100422901C true CN100422901C (zh) | 2008-10-01 |
Family
ID=34960643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005800066366A Expired - Fee Related CN100422901C (zh) | 2004-03-04 | 2005-02-28 | 可编程时钟生成 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1728139A2 (zh) |
JP (1) | JP2007526575A (zh) |
CN (1) | CN100422901C (zh) |
WO (1) | WO2005088421A2 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104038183B (zh) * | 2014-05-28 | 2017-01-18 | 钢研纳克检测技术有限公司 | 用于生成光谱探测系统的多路触发信号的设备及方法 |
US9660799B1 (en) * | 2015-11-24 | 2017-05-23 | Intel Corporation | Changing the clock frequency of a computing device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4191998A (en) * | 1978-03-29 | 1980-03-04 | Honeywell Inc. | Variable symmetry multiphase clock generator |
US5481697A (en) * | 1990-10-12 | 1996-01-02 | Intel Corporation | An apparatus for providing a clock signal for a microprocessor at a selectable one of a plurality of frequencies and for dynamically switching between any of said plurality of frequencies |
CN1256023A (zh) * | 1998-01-21 | 2000-06-07 | 爱特梅尔股份有限公司 | 用数字字调整的频率合成电路 |
US20020070783A1 (en) * | 2000-11-29 | 2002-06-13 | Nec Corporation | Clock control circuit and method |
US6654900B1 (en) * | 2000-04-19 | 2003-11-25 | Sigmatel, Inc. | Method and apparatus for producing multiple clock signals having controlled duty cycles by controlling clock multiplier delay elements |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4316148A (en) * | 1979-09-04 | 1982-02-16 | Sperry Corporation | Variable frequency logic clock |
-
2005
- 2005-02-28 EP EP05708859A patent/EP1728139A2/en not_active Ceased
- 2005-02-28 CN CNB2005800066366A patent/CN100422901C/zh not_active Expired - Fee Related
- 2005-02-28 WO PCT/IB2005/050713 patent/WO2005088421A2/en not_active Application Discontinuation
- 2005-02-28 JP JP2007501424A patent/JP2007526575A/ja active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4191998A (en) * | 1978-03-29 | 1980-03-04 | Honeywell Inc. | Variable symmetry multiphase clock generator |
US5481697A (en) * | 1990-10-12 | 1996-01-02 | Intel Corporation | An apparatus for providing a clock signal for a microprocessor at a selectable one of a plurality of frequencies and for dynamically switching between any of said plurality of frequencies |
CN1256023A (zh) * | 1998-01-21 | 2000-06-07 | 爱特梅尔股份有限公司 | 用数字字调整的频率合成电路 |
US6654900B1 (en) * | 2000-04-19 | 2003-11-25 | Sigmatel, Inc. | Method and apparatus for producing multiple clock signals having controlled duty cycles by controlling clock multiplier delay elements |
US20020070783A1 (en) * | 2000-11-29 | 2002-06-13 | Nec Corporation | Clock control circuit and method |
Also Published As
Publication number | Publication date |
---|---|
WO2005088421A3 (en) | 2006-03-16 |
EP1728139A2 (en) | 2006-12-06 |
CN1926494A (zh) | 2007-03-07 |
JP2007526575A (ja) | 2007-09-13 |
WO2005088421A2 (en) | 2005-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5623223A (en) | Glitchless clock switching circuit | |
TWI410791B (zh) | 用以傳送及接收複數個資料位元的裝置與方法 | |
US6356123B1 (en) | Non-integer frequency divider | |
CN101592975B (zh) | 一种时钟切换电路 | |
US7936854B2 (en) | Method and system of cycle slip framing in a deserializer | |
CN107562163B (zh) | 一种具有稳定复位控制的数字逻辑电路 | |
CN101841332B (zh) | 一种数字锁相环 | |
CN100422901C (zh) | 可编程时钟生成 | |
CN102055466A (zh) | 多相位信号产生装置 | |
KR20080101495A (ko) | 클럭 스위칭 회로 | |
US6163584A (en) | Synchronization element for converting an asynchronous pulse signal into a synchronous pulse signal | |
US10141949B1 (en) | Modular serializer and deserializer | |
US7816965B2 (en) | Cooperation circuit | |
JP2003264459A (ja) | 位相比較器およびクロックリカバリ回路 | |
US20050280449A1 (en) | Apparatus and method for high frequency state machine divider with low power consumption | |
US6075398A (en) | Tunable digital oscillator circuit and method for producing clock signals of different frequencies | |
JP3039441B2 (ja) | 異クロック間同期エッジ検出方法および異クロック間同期エッジ検出方式 | |
CN100381968C (zh) | 系统时钟脉冲切换装置以及切换其频率的方法 | |
US7253673B2 (en) | Multi-phase clock generator and generating method for network controller | |
CN210157159U (zh) | 一种时钟频率切换电路 | |
US20240072770A1 (en) | Configurable prime number divider using multi-phase clocks | |
JP3185768B2 (ja) | 周波数比較器及びこれを用いたクロック抽出回路 | |
Alser et al. | Design and FPGA implementation of PLL-based quarter-rate clock and data recovery circuit | |
JP3487228B2 (ja) | マンチェスタ符号化装置 | |
KR0183798B1 (ko) | 리모콘의 반송파 발생기 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20071019 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20071019 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081001 Termination date: 20180228 |
|
CF01 | Termination of patent right due to non-payment of annual fee |