JPS6255167B2 - - Google Patents
Info
- Publication number
- JPS6255167B2 JPS6255167B2 JP16953282A JP16953282A JPS6255167B2 JP S6255167 B2 JPS6255167 B2 JP S6255167B2 JP 16953282 A JP16953282 A JP 16953282A JP 16953282 A JP16953282 A JP 16953282A JP S6255167 B2 JPS6255167 B2 JP S6255167B2
- Authority
- JP
- Japan
- Prior art keywords
- disk
- information
- control
- data
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16953282A JPS5960553A (ja) | 1982-09-30 | 1982-09-30 | デイスクデ−タ制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16953282A JPS5960553A (ja) | 1982-09-30 | 1982-09-30 | デイスクデ−タ制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5960553A JPS5960553A (ja) | 1984-04-06 |
| JPS6255167B2 true JPS6255167B2 (OSRAM) | 1987-11-18 |
Family
ID=15888236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16953282A Granted JPS5960553A (ja) | 1982-09-30 | 1982-09-30 | デイスクデ−タ制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5960553A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6178343U (OSRAM) * | 1984-10-29 | 1986-05-26 |
-
1982
- 1982-09-30 JP JP16953282A patent/JPS5960553A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5960553A (ja) | 1984-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6889266B1 (en) | Method for delivering packet boundary or other metadata to and from a device using direct memory controller | |
| US6766386B2 (en) | Method and interface for improved efficiency in performing bus-to-bus read data transfers | |
| JPS6375955A (ja) | プログラムモ−ド・アクセス制御方式 | |
| JPH1055331A (ja) | プログラム可能な読み出し/書き込みアクセス信号とその方法 | |
| US6584512B1 (en) | Communication DMA device for freeing the data bus from the CPU and outputting divided data | |
| JPS6255167B2 (OSRAM) | ||
| JPH09223103A (ja) | 情報処理システム | |
| JP2000003332A (ja) | 双方向バスサイズ変換回路 | |
| JPH02171843A (ja) | インターフェース装置 | |
| JP2003085125A (ja) | メモリ制御器及びメモリ制御方法 | |
| JPS63292356A (ja) | Dma制御装置 | |
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JP3057754B2 (ja) | メモリ回路および分散処理システム | |
| JPH06250965A (ja) | 入出力制御装置 | |
| JPH05120207A (ja) | デ−タ転送方式 | |
| JP3264316B2 (ja) | ダイレクトメモリアクセス制御装置 | |
| JPS585824A (ja) | チヤネル間デ−タ転送方式 | |
| JPS6217879Y2 (OSRAM) | ||
| JP2821176B2 (ja) | 情報処理装置 | |
| JPH0131225B2 (OSRAM) | ||
| JP3442099B2 (ja) | データ転送記憶装置 | |
| JPS62145345A (ja) | 直接メモリアクセス間隔制御方式 | |
| JPH04333950A (ja) | 情報処理システム | |
| JPS6054695B2 (ja) | 周辺機器制御装置 | |
| JPH0553973A (ja) | 情報処理システム |