JPS6242415B2 - - Google Patents
Info
- Publication number
- JPS6242415B2 JPS6242415B2 JP5739480A JP5739480A JPS6242415B2 JP S6242415 B2 JPS6242415 B2 JP S6242415B2 JP 5739480 A JP5739480 A JP 5739480A JP 5739480 A JP5739480 A JP 5739480A JP S6242415 B2 JPS6242415 B2 JP S6242415B2
- Authority
- JP
- Japan
- Prior art keywords
- feedback circuit
- output
- circuit
- stage
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001360 synchronised effect Effects 0.000 description 7
- 230000005669 field effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/48—Gating or clocking signals applied to all stages, i.e. synchronous counters with a base or radix other than a power of two
- H03K23/483—Gating or clocking signals applied to all stages, i.e. synchronous counters with a base or radix other than a power of two with a base which is an odd number
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/42—Out-of-phase gating or clocking signals applied to counter stages
- H03K23/44—Out-of-phase gating or clocking signals applied to counter stages using field-effect transistors
Landscapes
- Shift Register Type Memory (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5739480A JPS56153846A (en) | 1980-04-30 | 1980-04-30 | Frequency dividing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5739480A JPS56153846A (en) | 1980-04-30 | 1980-04-30 | Frequency dividing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56153846A JPS56153846A (en) | 1981-11-28 |
| JPS6242415B2 true JPS6242415B2 (OSRAM) | 1987-09-08 |
Family
ID=13054399
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5739480A Granted JPS56153846A (en) | 1980-04-30 | 1980-04-30 | Frequency dividing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56153846A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5012497A (en) * | 1990-01-25 | 1991-04-30 | David Sarnoff Research Center, Inc. | High speed frequency divider circuit |
-
1980
- 1980-04-30 JP JP5739480A patent/JPS56153846A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56153846A (en) | 1981-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0656688B1 (en) | Clock generating circuit generating a plurality of non-overlapping clock signals | |
| US3740660A (en) | Multiple phase clock generator circuit with control circuit | |
| CN1044556A (zh) | 高速预分频器 | |
| JP2001339280A (ja) | タイミング差分割回路と信号制御方法及び装置 | |
| JPS5845214B2 (ja) | ブンシユウカイロ | |
| US3523284A (en) | Information control system | |
| US4542301A (en) | Clock pulse generating circuit | |
| JPS6216478B2 (OSRAM) | ||
| JPH05276016A (ja) | ランダム論理適用のための動的レイショレス・サーキットリー | |
| JPH0795013A (ja) | エッジトリガ型フリップフロップ | |
| US5381455A (en) | Interleaved shift register | |
| JPS5931894B2 (ja) | 多相ｍｏｓ回路 | |
| JPS6242415B2 (OSRAM) | ||
| JPH0683065B2 (ja) | 分周回路 | |
| JP2581463B2 (ja) | 差動ｘｏｒ回路とそれを用いた周波数逓倍回路 | |
| JP2858497B2 (ja) | 半導体集積回路 | |
| US6307416B1 (en) | Integrated circuit for producing two output clock signals at levels which do not overlap in time | |
| JPS5966218A (ja) | 遅延回路 | |
| US4063113A (en) | Logic transfer circuit employing MOS transistors | |
| JPS6333737B2 (OSRAM) | ||
| JP2690516B2 (ja) | リングカウンタ | |
| JP2754005B2 (ja) | 多相パルス発生回路 | |
| SU1525881A1 (ru) | Управл ема лини задержки | |
| JPS5963821A (ja) | トランジシヨンデイテクタ回路 | |
| JP2553722B2 (ja) | ２相クロックの位相補正装置 |