JPS6240862B2 - - Google Patents

Info

Publication number
JPS6240862B2
JPS6240862B2 JP19691082A JP19691082A JPS6240862B2 JP S6240862 B2 JPS6240862 B2 JP S6240862B2 JP 19691082 A JP19691082 A JP 19691082A JP 19691082 A JP19691082 A JP 19691082A JP S6240862 B2 JPS6240862 B2 JP S6240862B2
Authority
JP
Japan
Prior art keywords
etching
thickness
pattern
corrosion
metal plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP19691082A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5987845A (ja
Inventor
Suguru Ushijima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toppan Inc
Original Assignee
Toppan Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toppan Printing Co Ltd filed Critical Toppan Printing Co Ltd
Priority to JP19691082A priority Critical patent/JPS5987845A/ja
Publication of JPS5987845A publication Critical patent/JPS5987845A/ja
Publication of JPS6240862B2 publication Critical patent/JPS6240862B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP19691082A 1982-11-10 1982-11-10 リ−ドフレ−ムの製造方法 Granted JPS5987845A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19691082A JPS5987845A (ja) 1982-11-10 1982-11-10 リ−ドフレ−ムの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19691082A JPS5987845A (ja) 1982-11-10 1982-11-10 リ−ドフレ−ムの製造方法

Publications (2)

Publication Number Publication Date
JPS5987845A JPS5987845A (ja) 1984-05-21
JPS6240862B2 true JPS6240862B2 (US20020128544A1-20020912-P00008.png) 1987-08-31

Family

ID=16365684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19691082A Granted JPS5987845A (ja) 1982-11-10 1982-11-10 リ−ドフレ−ムの製造方法

Country Status (1)

Country Link
JP (1) JPS5987845A (US20020128544A1-20020912-P00008.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01107166U (US20020128544A1-20020912-P00008.png) * 1988-01-08 1989-07-19

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4795694A (en) * 1986-06-20 1989-01-03 Siemens Aktiengesellschaft Manufacture of fine structures for semiconductor contacting
JP3018542B2 (ja) * 1991-04-03 2000-03-13 セイコーエプソン株式会社 リードフレーム及びその製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01107166U (US20020128544A1-20020912-P00008.png) * 1988-01-08 1989-07-19

Also Published As

Publication number Publication date
JPS5987845A (ja) 1984-05-21

Similar Documents

Publication Publication Date Title
US5683943A (en) Process for etching a semiconductor lead frame
US4786545A (en) Circuit substrate and method for forming bumps on the circuit substrate
EP0001429A1 (de) Verfahren zur Herstellung von Dünnfilmmustern unter Anwendung der Abhebetechnologie
JPS6240862B2 (US20020128544A1-20020912-P00008.png)
US4690880A (en) Pattern forming method
JPH0245967A (ja) 半導体装置用リードフレームの製造方法
JPS63132452A (ja) パタ−ン形成方法
JPH0669638A (ja) プリント配線板のランド部構造
KR930002815B1 (ko) 리드 프레임의 제조방법
JPH02244663A (ja) リードフレームの製造方法
JP2666383B2 (ja) 半導体装置
JPH01105538A (ja) フォトレジストパターン形成方法
JPH0548928B2 (US20020128544A1-20020912-P00008.png)
JPH0499185A (ja) フォトエッチングの方法
US6413437B1 (en) Fine featured photo-resist artwork design for chemical milling
JPS612156A (ja) フオトフアブリケーシヨン用マスクの製作方法
JP2969968B2 (ja) 印刷用メタルマスクの製造方法
JPS6022352Y2 (ja) 過密着防止用マスク
JP3081332B2 (ja) Ｉｃチップ搭載部品の製造方法
JP2637175B2 (ja) 半導体用多ピンリードフレームの製造方法
JPS583254A (ja) 半導体装置
JPS60240148A (ja) リ−ドフレ−ムの製造方法
JPS589414B2 (ja) フォトファブリケ−ション用マスクの製作方法
JPH04354153A (ja) リードフレームの製造方法
JPH0814029B2 (ja) エッチング用マスクパターン及び配線パターンの製造方法