JPS6240741B2 - - Google Patents

Info

Publication number
JPS6240741B2
JPS6240741B2 JP3132782A JP3132782A JPS6240741B2 JP S6240741 B2 JPS6240741 B2 JP S6240741B2 JP 3132782 A JP3132782 A JP 3132782A JP 3132782 A JP3132782 A JP 3132782A JP S6240741 B2 JPS6240741 B2 JP S6240741B2
Authority
JP
Japan
Prior art keywords
main memory
address
bank
unit
units
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP3132782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58149551A (ja
Inventor
Hiroshi Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3132782A priority Critical patent/JPS58149551A/ja
Publication of JPS58149551A publication Critical patent/JPS58149551A/ja
Publication of JPS6240741B2 publication Critical patent/JPS6240741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
JP3132782A 1982-02-27 1982-02-27 記憶制御方式 Granted JPS58149551A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3132782A JPS58149551A (ja) 1982-02-27 1982-02-27 記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3132782A JPS58149551A (ja) 1982-02-27 1982-02-27 記憶制御方式

Publications (2)

Publication Number Publication Date
JPS58149551A JPS58149551A (ja) 1983-09-05
JPS6240741B2 true JPS6240741B2 (enExample) 1987-08-29

Family

ID=12328165

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3132782A Granted JPS58149551A (ja) 1982-02-27 1982-02-27 記憶制御方式

Country Status (1)

Country Link
JP (1) JPS58149551A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4754394A (en) * 1984-10-24 1988-06-28 International Business Machines Corporation Multiprocessing system having dynamically allocated local/global storage and including interleaving transformation circuit for transforming real addresses to corresponding absolute address of the storage
JP3950831B2 (ja) 2003-09-16 2007-08-01 エヌイーシーコンピュータテクノ株式会社 メモリインタリーブ方式

Also Published As

Publication number Publication date
JPS58149551A (ja) 1983-09-05

Similar Documents

Publication Publication Date Title
EP0380855B1 (en) Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory
US5142540A (en) Multipart memory apparatus with error detection
US5007053A (en) Method and apparatus for checksum address generation in a fail-safe modular memory
US5553023A (en) Memory partitioning
EP0280251B1 (en) Shared memory controller arrangement
JPH0520776B2 (enExample)
EP1087296B1 (en) Word width selection for SRAM cache
JP2001356970A (ja) データ記憶空間を冗長ユニットにマッピングする方法
US4805173A (en) Error control method and apparatus
JP2561261B2 (ja) バッファ記憶アクセス方法
JP4240610B2 (ja) 計算機システム
JPS6240741B2 (enExample)
JPH05134923A (ja) メモリ・コントローラ、及びデータ処理システム
EP0418030A2 (en) Improvements in and relating to stable memory circuits
JP3059098B2 (ja) マルチプロセッサシステム
JP3808373B2 (ja) 分散共有メモリ装置及び分散処理方法
EP0380844A2 (en) Method and means for interfacing a system control unit for a multi-processor system with the system main memory
KR19990047968A (ko) 래이드 시스템을 위한 이중 입출력 버스를 갖는어레이 제어기의 구조
JPH0635798A (ja) メモリ回路
JPH02302856A (ja) キャッシュメモリ縮退方式
US6496904B1 (en) Method and apparatus for efficient tracking of bus coherency by using a single coherency tag bank
JPS59207098A (ja) 情報処理装置
JP3296020B2 (ja) 共有メモリの監視方法
JPH0981453A (ja) メモリ制御方法及びその実施装置
CN119336662A (zh) 用于存储器系统中的干扰避免的系统、方法和装置