JPS6237410B2 - - Google Patents
Info
- Publication number
- JPS6237410B2 JPS6237410B2 JP57215394A JP21539482A JPS6237410B2 JP S6237410 B2 JPS6237410 B2 JP S6237410B2 JP 57215394 A JP57215394 A JP 57215394A JP 21539482 A JP21539482 A JP 21539482A JP S6237410 B2 JPS6237410 B2 JP S6237410B2
- Authority
- JP
- Japan
- Prior art keywords
- transfer
- processing unit
- circuit
- central processing
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/048—Interaction techniques based on graphical user interfaces [GUI]
- G06F3/0487—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser
- G06F3/0489—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser using dedicated keyboard keys or combinations thereof
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
- Digital Computer Display Output (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57215394A JPS59106026A (ja) | 1982-12-10 | 1982-12-10 | デ−タ転送方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57215394A JPS59106026A (ja) | 1982-12-10 | 1982-12-10 | デ−タ転送方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59106026A JPS59106026A (ja) | 1984-06-19 |
| JPS6237410B2 true JPS6237410B2 (enExample) | 1987-08-12 |
Family
ID=16671584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57215394A Granted JPS59106026A (ja) | 1982-12-10 | 1982-12-10 | デ−タ転送方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59106026A (enExample) |
-
1982
- 1982-12-10 JP JP57215394A patent/JPS59106026A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59106026A (ja) | 1984-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5093780A (en) | Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data | |
| US4737932A (en) | Processor | |
| US4028663A (en) | Digital computer arrangement for high speed memory access | |
| US4200936A (en) | Asynchronous bidirectional direct serial interface linking a programmable machine function controller and a numerical control | |
| JPH0319740B2 (enExample) | ||
| JP2734246B2 (ja) | パイプラインバス | |
| JPS6237410B2 (enExample) | ||
| KR100340815B1 (ko) | 버스시스템의작동방법및이작동방법을수행하기위한장치 | |
| KR100266963B1 (ko) | 전송되는 패킷을 오버래핑하여 인터페이스의 대기시간을 감소시키는 방법 및 장치 | |
| JPH05282244A (ja) | 情報処理装置 | |
| JP2576236B2 (ja) | プログラマブルコントローラの通信方法 | |
| JPS6146552A (ja) | 情報処理装置 | |
| JP2755242B2 (ja) | エラー通知方式 | |
| SU1322301A1 (ru) | Устройство дл обмена информацией с общей шиной | |
| JP2555580B2 (ja) | 記憶装置制御方式 | |
| JP3947223B2 (ja) | 送信パケットを重ねることによりインタフェース上の待ち時間を短縮するための方法および装置 | |
| SU545983A1 (ru) | Устройство управлени каналами | |
| KR910005380B1 (ko) | 다방향 시리얼 데이터 통신 장치 | |
| JPH0122300Y2 (enExample) | ||
| JP3615306B2 (ja) | 記憶装置アクセスシステム | |
| JPH10173618A (ja) | バススイッチ装置およびその転送順序変換方法 | |
| JPS6019023B2 (ja) | デ−タ処理装置 | |
| JPH0573473A (ja) | 産業用コンピユータシステム | |
| JPS6122814B2 (enExample) | ||
| JPS63182764A (ja) | 記憶装置制御方式 |