JPS59106026A - デ−タ転送方式 - Google Patents

デ−タ転送方式

Info

Publication number
JPS59106026A
JPS59106026A JP57215394A JP21539482A JPS59106026A JP S59106026 A JPS59106026 A JP S59106026A JP 57215394 A JP57215394 A JP 57215394A JP 21539482 A JP21539482 A JP 21539482A JP S59106026 A JPS59106026 A JP S59106026A
Authority
JP
Japan
Prior art keywords
transfer
processing unit
central processing
circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57215394A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6237410B2 (enExample
Inventor
Tomoyoshi Fukushima
福島　知善
Ryoichi Shimizu
良一 清水
Katsuyuki Okada
勝行 岡田
Susumu Tateishi
立石　進
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP57215394A priority Critical patent/JPS59106026A/ja
Publication of JPS59106026A publication Critical patent/JPS59106026A/ja
Publication of JPS6237410B2 publication Critical patent/JPS6237410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/048—Interaction techniques based on graphical user interfaces [GUI]
    • G06F3/0487—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser
    • G06F3/0489—Interaction techniques based on graphical user interfaces [GUI] using specific features provided by the input device, e.g. functions controlled by the rotation of a mouse with dual sensing arrangements, or of the nature of the input device, e.g. tap gestures based on pressure sensed by a digitiser using dedicated keyboard keys or combinations thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Digital Computer Display Output (AREA)
JP57215394A 1982-12-10 1982-12-10 デ−タ転送方式 Granted JPS59106026A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57215394A JPS59106026A (ja) 1982-12-10 1982-12-10 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57215394A JPS59106026A (ja) 1982-12-10 1982-12-10 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS59106026A true JPS59106026A (ja) 1984-06-19
JPS6237410B2 JPS6237410B2 (enExample) 1987-08-12

Family

ID=16671584

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57215394A Granted JPS59106026A (ja) 1982-12-10 1982-12-10 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS59106026A (enExample)

Also Published As

Publication number Publication date
JPS6237410B2 (enExample) 1987-08-12

Similar Documents

Publication Publication Date Title
US4028663A (en) Digital computer arrangement for high speed memory access
US4499536A (en) Signal transfer timing control using stored data relating to operating speeds of memory and processor
US4737932A (en) Processor
US4253147A (en) Memory unit with pipelined cycle of operations
GB2089076A (en) Data proccessing system
KR860009351A (ko) 입출력 제어 시스템
KR930002787B1 (ko) 주변 제어기와 어댑터 인터페이스
JPH0626336B2 (ja) 制御リンク
US6223196B1 (en) Shared mac (multiply accumulate) system and method
KR920010977B1 (ko) 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture)
JPS59106026A (ja) デ−タ転送方式
JPS6242306B2 (enExample)
KR100266963B1 (ko) 전송되는 패킷을 오버래핑하여 인터페이스의 대기시간을 감소시키는 방법 및 장치
JP3304395B2 (ja) データ転送装置及びデータ転送方法
JP2576236B2 (ja) プログラマブルコントローラの通信方法
JPS6146552A (ja) 情報処理装置
JPS598845B2 (ja) チヤンネル制御方式
JP2555580B2 (ja) 記憶装置制御方式
SU1539787A1 (ru) Микропрограммное устройство дл сопр жени процессора с абонентами
KR960015592B1 (ko) 버스 정보처리기의 응답장치 및 그 방법(The Responder and the method thereof in the Bus Information Processing Unit)
JP2735112B2 (ja) 数値制御装置のデータ・リード・ライト方式
JP2581144B2 (ja) バス制御装置
EP0485759A2 (en) Data loading device with cache memory
JP2821176B2 (ja) 情報処理装置
JPS622344A (ja) 情報伝達装置