JPS623466B2 - - Google Patents

Info

Publication number
JPS623466B2
JPS623466B2 JP57000321A JP32182A JPS623466B2 JP S623466 B2 JPS623466 B2 JP S623466B2 JP 57000321 A JP57000321 A JP 57000321A JP 32182 A JP32182 A JP 32182A JP S623466 B2 JPS623466 B2 JP S623466B2
Authority
JP
Japan
Prior art keywords
address
logical address
register
real
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57000321A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57132257A (en
Inventor
Kenji Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57000321A priority Critical patent/JPS57132257A/ja
Publication of JPS57132257A publication Critical patent/JPS57132257A/ja
Publication of JPS623466B2 publication Critical patent/JPS623466B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57000321A 1982-01-06 1982-01-06 Data processor Granted JPS57132257A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57000321A JPS57132257A (en) 1982-01-06 1982-01-06 Data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57000321A JPS57132257A (en) 1982-01-06 1982-01-06 Data processor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP6735574A Division JPS5615066B2 (cg-RX-API-DMAC7.html) 1974-06-13 1974-06-13

Publications (2)

Publication Number Publication Date
JPS57132257A JPS57132257A (en) 1982-08-16
JPS623466B2 true JPS623466B2 (cg-RX-API-DMAC7.html) 1987-01-24

Family

ID=11470639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57000321A Granted JPS57132257A (en) 1982-01-06 1982-01-06 Data processor

Country Status (1)

Country Link
JP (1) JPS57132257A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019244333A1 (ja) * 2018-06-22 2019-12-26 三菱電機株式会社 サーマルプリンタ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019244333A1 (ja) * 2018-06-22 2019-12-26 三菱電機株式会社 サーマルプリンタ

Also Published As

Publication number Publication date
JPS57132257A (en) 1982-08-16

Similar Documents

Publication Publication Date Title
JPS623466B2 (cg-RX-API-DMAC7.html)
KR890000977A (ko) 어드레스 변환 장치
JPS5816263B2 (ja) ジヨウホウシヨリソウチ
JPS6319858Y2 (cg-RX-API-DMAC7.html)
JPS6349772Y2 (cg-RX-API-DMAC7.html)
KR100335388B1 (ko) 에이티엠 셀의 채널연결정보를 검색하기 위한 방법 및 장치
JPH05189352A (ja) Ｉ／ｏアドレス変換方式
JPS6349771Y2 (cg-RX-API-DMAC7.html)
JPS58196680A (ja) 仮想マシンシステムにおけるアドレス変換方式
JPS6046456B2 (ja) デ−タアクセス装置
KR0185938B1 (ko) 호스트 인터페이스방법 및 그 장치
JPS60254345A (ja) アドレス変換方式
JP3091382B2 (ja) キーボード入力読み取り方法
JPH071484B2 (ja) 情報処理装置
JP3357693B2 (ja) エミュレーションメモリのマッピング回路及びエミュレーションシステム
JPS63172355A (ja) アドレス変換バツフア制御方式
JPS5811655B2 (ja) バッファ記憶装置のアドレス制御方式
JPH0479020B2 (cg-RX-API-DMAC7.html)
JPH02254550A (ja) 情報記憶装置および情報処理装置
JPH04148352A (ja) 複数プロセッサを備える情報処理装置におけるアドレス変換方式
JPS63244151A (ja) アドレス変換装置
JPS62154040A (ja) アドレス変換装置
JPS6345662A (ja) バス制御方式
JPH0713860A (ja) 情報処理装置
JPS63174146A (ja) 記憶装置