JPS57132257A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS57132257A JPS57132257A JP57000321A JP32182A JPS57132257A JP S57132257 A JPS57132257 A JP S57132257A JP 57000321 A JP57000321 A JP 57000321A JP 32182 A JP32182 A JP 32182A JP S57132257 A JPS57132257 A JP S57132257A
- Authority
- JP
- Japan
- Prior art keywords
- register
- address
- order
- storage part
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To meet a request for increase in memory capacity by mapping logical address space on an actual address space in a virtual storage type data processor. CONSTITUTION:When memory reference is indicated, the high-order 12 bits of a logical address register 13 and the contents of the logical address storage part 14-1 of a conversion table buffer register 14 are compared independently by comparing circuits 15-1-15-4 and when a coincidence signal is detected, a corresponding actual address storage part 14-2 is read and then set at the high- order 14 bit positions of an actual address register 16 through an OR circuit 15 to be used for the addressing of a main storage device. When the coincidence signal is not detected, on the other hand, a conversion table address obtained in a register 12 is sent to the main storage device via an OR circuit 17 to read the high-order 14 bits of an actual address; and they are stored in the actual address storage part 14-2 and at the same time, the high-order 12 bits of a register 13 are stored in the address storage part 14-1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57000321A JPS57132257A (en) | 1982-01-06 | 1982-01-06 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57000321A JPS57132257A (en) | 1982-01-06 | 1982-01-06 | Data processor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6735574A Division JPS5615066B2 (en) | 1974-06-13 | 1974-06-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57132257A true JPS57132257A (en) | 1982-08-16 |
JPS623466B2 JPS623466B2 (en) | 1987-01-24 |
Family
ID=11470639
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57000321A Granted JPS57132257A (en) | 1982-01-06 | 1982-01-06 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57132257A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210213764A1 (en) * | 2018-06-22 | 2021-07-15 | Mitsubishi Electric Corporation | Thermal printer |
-
1982
- 1982-01-06 JP JP57000321A patent/JPS57132257A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS623466B2 (en) | 1987-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1413739A (en) | Address conversion units and data processing systems embodying the same | |
JPH0814803B2 (en) | Address translation method | |
JPS5530727A (en) | Information processor | |
JPS57132257A (en) | Data processor | |
JPS5724082A (en) | Computer system | |
JPS57117056A (en) | Microcomputer device | |
JPS5688524A (en) | Channel controller | |
JPS55105884A (en) | Address conversion device | |
JPS5724083A (en) | Buffer memory | |
JPS5644178A (en) | Buffer memory control system | |
JPS558628A (en) | Data processing system | |
JPS5733472A (en) | Memory access control system | |
JPS6032221B2 (en) | Address translation method | |
JPS5533282A (en) | Buffer control system | |
JPS5562576A (en) | Information processing unit with address conversion function | |
JPS57212678A (en) | Buffer storage device | |
JPS55105761A (en) | Address conversion system | |
JPS5564693A (en) | Buffer memory unit | |
JPS55117780A (en) | Buffer memory unit | |
JPS5786180A (en) | Memory device having address converting mechanism | |
JPS5448128A (en) | Buffer memory unit | |
JPS6478343A (en) | Address converting device | |
JPS54142022A (en) | Information processor | |
JPS59132482A (en) | Information processor | |
JPS56159896A (en) | Data processing system |