JPS57212678A - Buffer storage device - Google Patents

Buffer storage device

Info

Publication number
JPS57212678A
JPS57212678A JP56098013A JP9801381A JPS57212678A JP S57212678 A JPS57212678 A JP S57212678A JP 56098013 A JP56098013 A JP 56098013A JP 9801381 A JP9801381 A JP 9801381A JP S57212678 A JPS57212678 A JP S57212678A
Authority
JP
Japan
Prior art keywords
address
write
stored
memory
significance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56098013A
Other languages
Japanese (ja)
Other versions
JPS622341B2 (en
Inventor
Koichi Tsukizoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56098013A priority Critical patent/JPS57212678A/en
Publication of JPS57212678A publication Critical patent/JPS57212678A/en
Publication of JPS622341B2 publication Critical patent/JPS622341B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Abstract

PURPOSE:To increase an instruction processing speed by adding a write data buffer. CONSTITUTION:Part of the contents of a main storage device 2 is transferred, block by block, to a data memory 31 by the address assignment of an address register 30. In this case, an address buffer 36 stored with a significance bit and a write address outputs a write address when a data write request is generated, and the write/read address from the register 30 is stored as a write address. Further, a write data buffer 35, when the significance bit shows significance, outputs write data to the memory 31 and is stored with new write data from a logical device 1. Further, addresses showing storage locations in a device 2 for the storage contents of the memory 31 are stored in a control table memory 32, which outputs an address coincidence signal for showing the significance of the significance bit when the write/read address coincides with some storage address.
JP56098013A 1981-06-24 1981-06-24 Buffer storage device Granted JPS57212678A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56098013A JPS57212678A (en) 1981-06-24 1981-06-24 Buffer storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56098013A JPS57212678A (en) 1981-06-24 1981-06-24 Buffer storage device

Publications (2)

Publication Number Publication Date
JPS57212678A true JPS57212678A (en) 1982-12-27
JPS622341B2 JPS622341B2 (en) 1987-01-19

Family

ID=14207919

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56098013A Granted JPS57212678A (en) 1981-06-24 1981-06-24 Buffer storage device

Country Status (1)

Country Link
JP (1) JPS57212678A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5136042A (en) * 1974-09-24 1976-03-26 Hitachi Ltd

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5136042A (en) * 1974-09-24 1976-03-26 Hitachi Ltd

Also Published As

Publication number Publication date
JPS622341B2 (en) 1987-01-19

Similar Documents

Publication Publication Date Title
KR890008691A (en) Data processor devices
IE802026L (en) Data processing system
ES8602285A1 (en) Buffer storage system.
JPS5680872A (en) Buffer memory control system
JPS57212678A (en) Buffer storage device
JPS55108027A (en) Processor system
JPS5564693A (en) Buffer memory unit
JPS5577072A (en) Buffer memory control system
JPS56145583A (en) Buffer memory device
JPS56159896A (en) Data processing system
JPS55105884A (en) Address conversion device
JPS5533282A (en) Buffer control system
JPS554708A (en) Information processing unit
JPS57133598A (en) System for write control of erroneous operation address
JPS57132257A (en) Data processor
JPS55118168A (en) Memory reading control system
JPS56123047A (en) Electronic computer device
JPS55117780A (en) Buffer memory unit
JPS5750378A (en) Control system of data processor
JPS5729164A (en) Computer system
JPS56162151A (en) Information processing device
JPS56124199A (en) Data processing device
JPS56105546A (en) Memory mapping circuit
JPS5473527A (en) Buffer memory control system
JPS57100676A (en) Control system for data processor