JPS56159896A - Data processing system - Google Patents

Data processing system

Info

Publication number
JPS56159896A
JPS56159896A JP6178780A JP6178780A JPS56159896A JP S56159896 A JPS56159896 A JP S56159896A JP 6178780 A JP6178780 A JP 6178780A JP 6178780 A JP6178780 A JP 6178780A JP S56159896 A JPS56159896 A JP S56159896A
Authority
JP
Japan
Prior art keywords
address
memory
protection information
ranged
sent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6178780A
Other languages
Japanese (ja)
Other versions
JPH0159611B2 (en
Inventor
Yasushi Fukunaga
Tadaaki Bando
Tetsuya Kawakami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP6178780A priority Critical patent/JPS56159896A/en
Publication of JPS56159896A publication Critical patent/JPS56159896A/en
Publication of JPH0159611B2 publication Critical patent/JPH0159611B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To make overheads for address conversion and protection check reduce by storing all of the protection information in a high-speed storage device for a specific address region. CONSTITUTION:An actual address sent from a selection circuit is set in an address register 13 within a memory control circuit 19. The address information which has been set in checked through comparators 34, 35 and a gate 36 whether the address is ranged among i and 1. When the address for write request time to a main storage device 20 is detected to be ranged from i to 1, a signal 37 is sent to a high-speed memory 15, and for a part related to the protection information within a data register 30 to which writing data has been set it is written to the device 20 and also the memory 15. Hereby, at the time of exchange from a virtual address to an actual address, as for an area where both addresses are equal, the memory 15 can be accessed directly because protection information is obtained from the memory 15.
JP6178780A 1980-05-12 1980-05-12 Data processing system Granted JPS56159896A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6178780A JPS56159896A (en) 1980-05-12 1980-05-12 Data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6178780A JPS56159896A (en) 1980-05-12 1980-05-12 Data processing system

Publications (2)

Publication Number Publication Date
JPS56159896A true JPS56159896A (en) 1981-12-09
JPH0159611B2 JPH0159611B2 (en) 1989-12-19

Family

ID=13181144

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6178780A Granted JPS56159896A (en) 1980-05-12 1980-05-12 Data processing system

Country Status (1)

Country Link
JP (1) JPS56159896A (en)

Also Published As

Publication number Publication date
JPH0159611B2 (en) 1989-12-19

Similar Documents

Publication Publication Date Title
KR890003688B1 (en) Buffer-storage control system
KR890002777A (en) Apparatus and method for protecting main memory using access and error logic signal
ES416400A1 (en) Data processing systems
JPS56159896A (en) Data processing system
JPS55108027A (en) Processor system
JPS559228A (en) Memory request control system
JPS5577072A (en) Buffer memory control system
JPS56157520A (en) Dma system without cycle steal
JPS57133598A (en) System for write control of erroneous operation address
JPS558628A (en) Data processing system
JPS57189398A (en) Control system for memory system
JPS56145583A (en) Buffer memory device
JPS5740790A (en) Storage control system
JPS57152600A (en) Duplicating system of memory device
JPS57212678A (en) Buffer storage device
JPS57176464A (en) Data transfer system
JPS5667466A (en) Data processing system
JPS5734264A (en) Multiprocessor
JPS57189386A (en) Information processor
JPS5729164A (en) Computer system
JPS56124199A (en) Data processing device
JPS5712469A (en) Buffer memory control system
JPS5724088A (en) Buffer memory control system
JPS55146551A (en) Information processing unit
JPS5578324A (en) Direct memory access system