JPS6230106Y2 - - Google Patents
Info
- Publication number
- JPS6230106Y2 JPS6230106Y2 JP19174582U JP19174582U JPS6230106Y2 JP S6230106 Y2 JPS6230106 Y2 JP S6230106Y2 JP 19174582 U JP19174582 U JP 19174582U JP 19174582 U JP19174582 U JP 19174582U JP S6230106 Y2 JPS6230106 Y2 JP S6230106Y2
- Authority
- JP
- Japan
- Prior art keywords
- parity
- address
- bit
- parity check
- addresses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19174582U JPS5992940U (ja) | 1982-12-15 | 1982-12-15 | パリテイ・チエツク回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19174582U JPS5992940U (ja) | 1982-12-15 | 1982-12-15 | パリテイ・チエツク回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5992940U JPS5992940U (ja) | 1984-06-23 |
JPS6230106Y2 true JPS6230106Y2 (enrdf_load_stackoverflow) | 1987-08-03 |
Family
ID=30412829
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19174582U Granted JPS5992940U (ja) | 1982-12-15 | 1982-12-15 | パリテイ・チエツク回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5992940U (enrdf_load_stackoverflow) |
-
1982
- 1982-12-15 JP JP19174582U patent/JPS5992940U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5992940U (ja) | 1984-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6230106Y2 (enrdf_load_stackoverflow) | ||
JP3266529B2 (ja) | 記憶領域アドレスをメモリ制御信号に変換するために変換情報を形成する方法および装置 | |
JPS61255451A (ja) | デ−タ処理装置 | |
JPS5842545B2 (ja) | メモリ−カ−ドのブロック選択方式 | |
JPS57117056A (en) | Microcomputer device | |
JPH0121383Y2 (enrdf_load_stackoverflow) | ||
JPH0132143Y2 (enrdf_load_stackoverflow) | ||
SU972602A1 (ru) | Устройство дл контрол блоков пам ти | |
KR890004224Y1 (ko) | 직접메모리 억세스(Direct Memory Access)용 어드레스 확장회로 | |
JPH04268659A (ja) | オプションボードi/oアドレス設定方式 | |
JPS60233751A (ja) | アドレスデコ−ド回路 | |
US5696498A (en) | Address encoding method and address decoding circuit therefor | |
JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
JPS5965999A (ja) | メモリ装置 | |
JPS5542343A (en) | Control system for memory unit | |
JPS628233A (ja) | 割込制御回路 | |
JPH0475154A (ja) | 縦続接続された端末装置のアドレス設定方式 | |
JPH01288944A (ja) | Cpu回路 | |
JPS5578357A (en) | Program overrun detection unit | |
JPS62119656A (ja) | アドレス選択回路 | |
JPS63249244A (ja) | メモリ制御方式 | |
JPH0410040A (ja) | メモリモジュール | |
JPS607315B2 (ja) | デイジタル相関検出器 | |
JPS5727342A (en) | Error checking system for error detecting correcting circuit | |
JPH02135551A (ja) | スロット位置指定によるアドレス選択方法 |