JPS62271429A - Mos型電界効果トランジスタの製造方法 - Google Patents

Mos型電界効果トランジスタの製造方法

Info

Publication number
JPS62271429A
JPS62271429A JP62078250A JP7825087A JPS62271429A JP S62271429 A JPS62271429 A JP S62271429A JP 62078250 A JP62078250 A JP 62078250A JP 7825087 A JP7825087 A JP 7825087A JP S62271429 A JPS62271429 A JP S62271429A
Authority
JP
Japan
Prior art keywords
mask
pattern
alignment
mask alignment
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62078250A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142128B2 (enrdf_load_stackoverflow
Inventor
Mitsuharu Kodaira
小平 光治
Keiko Hayashi
林 けい子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP62078250A priority Critical patent/JPS62271429A/ja
Publication of JPS62271429A publication Critical patent/JPS62271429A/ja
Publication of JPH0142128B2 publication Critical patent/JPH0142128B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
JP62078250A 1987-03-31 1987-03-31 Mos型電界効果トランジスタの製造方法 Granted JPS62271429A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62078250A JPS62271429A (ja) 1987-03-31 1987-03-31 Mos型電界効果トランジスタの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62078250A JPS62271429A (ja) 1987-03-31 1987-03-31 Mos型電界効果トランジスタの製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP59183892A Division JPS6074435A (ja) 1984-09-03 1984-09-03 Mos型電界効果トランジスタの製造方法

Publications (2)

Publication Number Publication Date
JPS62271429A true JPS62271429A (ja) 1987-11-25
JPH0142128B2 JPH0142128B2 (enrdf_load_stackoverflow) 1989-09-11

Family

ID=13656752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62078250A Granted JPS62271429A (ja) 1987-03-31 1987-03-31 Mos型電界効果トランジスタの製造方法

Country Status (1)

Country Link
JP (1) JPS62271429A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02213117A (ja) * 1989-02-14 1990-08-24 Matsushita Electron Corp 半導体装置のマスク合せ方法
JPH04294329A (ja) * 1991-03-22 1992-10-19 G T C:Kk 液晶表示装置およびその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02213117A (ja) * 1989-02-14 1990-08-24 Matsushita Electron Corp 半導体装置のマスク合せ方法
JPH04294329A (ja) * 1991-03-22 1992-10-19 G T C:Kk 液晶表示装置およびその製造方法

Also Published As

Publication number Publication date
JPH0142128B2 (enrdf_load_stackoverflow) 1989-09-11

Similar Documents

Publication Publication Date Title
JPS6135693B2 (enrdf_load_stackoverflow)
US20060289750A1 (en) Macro-placement designing apparatus, program product, and method considering density
US20070134564A1 (en) Method of manufacturing semiconductor device, mask and semiconductor device
JPH09293843A (ja) 半導体集積回路装置およびその製造方法
JP2669391B2 (ja) 半導体装置
JPS62271429A (ja) Mos型電界効果トランジスタの製造方法
JPS6132809B2 (enrdf_load_stackoverflow)
US20060028645A1 (en) Fabrication method of semiconductor device
JPS5854496B2 (ja) 半導体装置の製造方法
US6249036B1 (en) Stepper alignment mark formation with dual field oxide process
JP4891962B2 (ja) 半導体装置の製造方法
US5866447A (en) Modified zero layer align method of twin well MOS fabrication
JPS59134825A (ja) 半導体装置およびそのための半導体ウエ−ハ
JPS6334266Y2 (enrdf_load_stackoverflow)
JPH0831404B2 (ja) 半導体装置の製造方法
KR960014961B1 (ko) 반도체 장치의 제조 방법
JPH0629176A (ja) 半導体素子の露光方法
JPS60263433A (ja) 半導体装置用位置合せマ−ク
JPH0748105B2 (ja) フォトマスク
KR100626742B1 (ko) 반도체소자의 제조방법
KR0172753B1 (ko) 멀티-레이어 중첩을 위한 포토마스크
JPH01120017A (ja) パターン形成法
KR100811372B1 (ko) 오버레이 측정 마크
JP2690617B2 (ja) マスタースライス方式半導体集積回路装置
JPS6222432A (ja) 位置合わせ方法