JPS6226197B2 - - Google Patents

Info

Publication number
JPS6226197B2
JPS6226197B2 JP54085766A JP8576679A JPS6226197B2 JP S6226197 B2 JPS6226197 B2 JP S6226197B2 JP 54085766 A JP54085766 A JP 54085766A JP 8576679 A JP8576679 A JP 8576679A JP S6226197 B2 JPS6226197 B2 JP S6226197B2
Authority
JP
Japan
Prior art keywords
metal foil
resin
film
resin laminate
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54085766A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5610995A (en
Inventor
Tooru Matsumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP8576679A priority Critical patent/JPS5610995A/ja
Publication of JPS5610995A publication Critical patent/JPS5610995A/ja
Publication of JPS6226197B2 publication Critical patent/JPS6226197B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Electrical Connectors (AREA)
  • Multi-Conductor Connections (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP8576679A 1979-07-06 1979-07-06 Method of forming circuit board Granted JPS5610995A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8576679A JPS5610995A (en) 1979-07-06 1979-07-06 Method of forming circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8576679A JPS5610995A (en) 1979-07-06 1979-07-06 Method of forming circuit board

Publications (2)

Publication Number Publication Date
JPS5610995A JPS5610995A (en) 1981-02-03
JPS6226197B2 true JPS6226197B2 (it) 1987-06-08

Family

ID=13867986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8576679A Granted JPS5610995A (en) 1979-07-06 1979-07-06 Method of forming circuit board

Country Status (1)

Country Link
JP (1) JPS5610995A (it)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143556U (it) * 1981-03-02 1982-09-09
JPS611088A (ja) * 1984-06-14 1986-01-07 松下電器産業株式会社 導電回路の形成法
JPS62222604A (ja) * 1987-02-03 1987-09-30 アルプス電気株式会社 回路板の形成方法
JPH02246395A (ja) * 1989-03-20 1990-10-02 Pfu Ltd 三次元表面への配線パターンの形成方法
KR930005013B1 (ko) * 1990-03-16 1993-06-11 다이도 메탈 고오교오 가부시기가이샤 이분할 슬라이딩 베어링의 표면 처리방법 및 장치

Also Published As

Publication number Publication date
JPS5610995A (en) 1981-02-03

Similar Documents

Publication Publication Date Title
US5683566A (en) Method of manufacting an SMD resistor
CA2028043A1 (en) Chip form of surface mounted electrical resistance and its manufacturing method
JPS6226197B2 (it)
US4734672A (en) Variable resistor circuit module and method of manufacture
JPS62222604A (ja) 回路板の形成方法
JPS5930555Y2 (ja) プリント基板
KR100447735B1 (ko) 부품장착용 기판과 그 제조방법 및 모듈의 제조방법
JPS5830189A (ja) 微小回路素子の製造法
JPS5823956B2 (ja) インサツハイセンバン
JP2562797Y2 (ja) 配線基板
JP2007158228A (ja) 温度補償回路基板
JPH02158194A (ja) 多層セラミック回路基板
JPH0347341Y2 (it)
JPH069167U (ja) 可撓性回路基板
JPS63138795A (ja) プリント配線板の製造方法
EP0375954B1 (en) Method of manufacturing printed circuit board
JP2593089B2 (ja) 電子回路装置
JPS644356B2 (it)
JPS63153847A (ja) マイクロ波集積回路基板のア−ス接続方法
JPS6086890A (ja) 電子回路の製造方法
JPH03255691A (ja) プリント配線板
JPS6317589A (ja) 二層プリント回路基板
JP2002025641A (ja) 表面実装フレキシブルフラットケーブル及びその製造方法
JPS62147672A (ja) フラツトケ−ブルの接続端子構造
JPH05167214A (ja) プリント基板