JPS6226054B2 - - Google Patents
Info
- Publication number
- JPS6226054B2 JPS6226054B2 JP57210460A JP21046082A JPS6226054B2 JP S6226054 B2 JPS6226054 B2 JP S6226054B2 JP 57210460 A JP57210460 A JP 57210460A JP 21046082 A JP21046082 A JP 21046082A JP S6226054 B2 JPS6226054 B2 JP S6226054B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- signal
- tagin
- data transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Communication Control (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57210460A JPS59100927A (ja) | 1982-11-30 | 1982-11-30 | デ−タ転送方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57210460A JPS59100927A (ja) | 1982-11-30 | 1982-11-30 | デ−タ転送方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59100927A JPS59100927A (ja) | 1984-06-11 |
JPS6226054B2 true JPS6226054B2 (enrdf_load_stackoverflow) | 1987-06-06 |
Family
ID=16589695
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57210460A Granted JPS59100927A (ja) | 1982-11-30 | 1982-11-30 | デ−タ転送方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59100927A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6361336A (ja) * | 1986-09-02 | 1988-03-17 | Fujitsu Ltd | デ−タエラ−検出方式 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5311540A (en) * | 1976-07-20 | 1978-02-02 | Fujitsu Ltd | Interface control system |
JPS54127236A (en) * | 1978-03-27 | 1979-10-03 | Nippon Telegr & Teleph Corp <Ntt> | Input-output interface control system |
-
1982
- 1982-11-30 JP JP57210460A patent/JPS59100927A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59100927A (ja) | 1984-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5867648A (en) | High speed heterogeneous coupling of computer systems using channel-to-channel protocol | |
US5235683A (en) | Method and apparatus for accessing peripheral storages with asychronized individual requests to a host processor | |
US7213180B2 (en) | Bus bridge circuit, bus connection system, and data error notification method for bus bridge circuit | |
JPS6226054B2 (enrdf_load_stackoverflow) | ||
JPS6052458B2 (ja) | 二重化した計算機制御システム | |
US20040139268A1 (en) | Bus bridge circuit, bus connection system, and buffer control method for bus bridge circuit | |
TWI888236B (zh) | 資料傳輸控制器和電子系統 | |
JPH0426917Y2 (enrdf_load_stackoverflow) | ||
JP2573790B2 (ja) | 転送制御装置 | |
JPS58213336A (ja) | 通信制御装置 | |
JPS60160459A (ja) | 直接メモリ・アクセス制御方式 | |
JPH06224975A (ja) | 結合したモジュールをリセットする方法及びこの方法を用いるシステム | |
JPH02307151A (ja) | プロセッサ・システム | |
CN119473991A (zh) | 一种简易的cpu间并行通信系统及方法 | |
JPH064422A (ja) | 入出力制御装置 | |
JPH0461386B2 (enrdf_load_stackoverflow) | ||
JPH0146890B2 (enrdf_load_stackoverflow) | ||
JPH0836554A (ja) | マルチプロセッサシステム | |
JPS63266548A (ja) | 二重化計算機システム | |
JPS597971B2 (ja) | 入出力装置の制御方式 | |
JPH07109599B2 (ja) | 処理システムの情報転送装置 | |
JPS6360939B2 (enrdf_load_stackoverflow) | ||
JPS59177647A (ja) | ステ−タス確認制御方式 | |
JPH0374732A (ja) | コンピュータシステム | |
JPH04346145A (ja) | 情報処理装置 |