JPS62247525A - アライメント方法 - Google Patents
アライメント方法Info
- Publication number
- JPS62247525A JPS62247525A JP61090918A JP9091886A JPS62247525A JP S62247525 A JPS62247525 A JP S62247525A JP 61090918 A JP61090918 A JP 61090918A JP 9091886 A JP9091886 A JP 9091886A JP S62247525 A JPS62247525 A JP S62247525A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- mask
- wafer
- patterns
- alignment mark
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61090918A JPS62247525A (ja) | 1986-04-18 | 1986-04-18 | アライメント方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61090918A JPS62247525A (ja) | 1986-04-18 | 1986-04-18 | アライメント方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62247525A true JPS62247525A (ja) | 1987-10-28 |
JPH0523490B2 JPH0523490B2 (enrdf_load_html_response) | 1993-04-02 |
Family
ID=14011803
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61090918A Granted JPS62247525A (ja) | 1986-04-18 | 1986-04-18 | アライメント方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62247525A (enrdf_load_html_response) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094256A (en) * | 1998-09-29 | 2000-07-25 | Nikon Precision Inc. | Method for forming a critical dimension test structure and its use |
US6956659B2 (en) | 2001-05-22 | 2005-10-18 | Nikon Precision Inc. | Measurement of critical dimensions of etched features |
US6974653B2 (en) | 2002-04-19 | 2005-12-13 | Nikon Precision Inc. | Methods for critical dimension and focus mapping using critical dimension test marks |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57169239A (en) * | 1981-04-09 | 1982-10-18 | Nec Corp | Semiconductor device |
JPS60145618A (ja) * | 1984-01-10 | 1985-08-01 | Nec Corp | 半導体装置の製造方法 |
-
1986
- 1986-04-18 JP JP61090918A patent/JPS62247525A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57169239A (en) * | 1981-04-09 | 1982-10-18 | Nec Corp | Semiconductor device |
JPS60145618A (ja) * | 1984-01-10 | 1985-08-01 | Nec Corp | 半導体装置の製造方法 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6094256A (en) * | 1998-09-29 | 2000-07-25 | Nikon Precision Inc. | Method for forming a critical dimension test structure and its use |
US6750952B2 (en) | 1998-09-29 | 2004-06-15 | Nikon Precision, Inc. | Apparatus for preforming measurement of a dimension of a test mark for semiconductor processing |
US6956659B2 (en) | 2001-05-22 | 2005-10-18 | Nikon Precision Inc. | Measurement of critical dimensions of etched features |
US6974653B2 (en) | 2002-04-19 | 2005-12-13 | Nikon Precision Inc. | Methods for critical dimension and focus mapping using critical dimension test marks |
Also Published As
Publication number | Publication date |
---|---|
JPH0523490B2 (enrdf_load_html_response) | 1993-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5856402B2 (ja) | 位置決め用センサ− | |
JPS62247525A (ja) | アライメント方法 | |
JPS60163110A (ja) | 位置合わせ装置 | |
JPH01215022A (ja) | 半導体装置の製造方法 | |
JPH0387013A (ja) | 半導体装置の製造方法 | |
JPS59134825A (ja) | 半導体装置およびそのための半導体ウエ−ハ | |
JPH09127680A (ja) | 露光用マスク | |
JPS59219131A (ja) | 印刷配線基板の位置合わせ方法 | |
KR960004644B1 (ko) | 중첩오차 측정마크 제조방법 | |
JPS58127322A (ja) | ステツパ−アライナのアライメント方法 | |
JPS6243142A (ja) | 半導体装置及びその使用方法 | |
JPS63104326A (ja) | 半導体装置の製造方法 | |
JPH01282816A (ja) | 半導体製造装置 | |
JPS6260223A (ja) | 半導体装置 | |
JPH02116145A (ja) | 半導体装置の製造方法 | |
JPS60192332A (ja) | 位置合わせマ−ク付き半導体基板及びこの基板のマ−ク位置検出方法 | |
JPS6345818A (ja) | 半導体製造装置の位置合わせ方法 | |
JP2788816B2 (ja) | Icパッケージ位置決め装置 | |
JPH0399453A (ja) | 半導体集積回路用スクライブデータ | |
JPH0242741A (ja) | 半導体装置 | |
KR20030002231A (ko) | 비대칭의 중첩표시를 이용한 레티클 | |
KR0116281Y1 (ko) | 반도체 체조장치의 개량 마스크 | |
KR20000026310A (ko) | 반도체장치 | |
JPS6161418A (ja) | パタ−ン合わせ方法 | |
JPS6222432A (ja) | 位置合わせ方法 |