JPS6223341B2 - - Google Patents
Info
- Publication number
- JPS6223341B2 JPS6223341B2 JP57109632A JP10963282A JPS6223341B2 JP S6223341 B2 JPS6223341 B2 JP S6223341B2 JP 57109632 A JP57109632 A JP 57109632A JP 10963282 A JP10963282 A JP 10963282A JP S6223341 B2 JPS6223341 B2 JP S6223341B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- processing unit
- central processing
- monitoring
- output control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57109632A JPS58225423A (ja) | 1982-06-25 | 1982-06-25 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57109632A JPS58225423A (ja) | 1982-06-25 | 1982-06-25 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58225423A JPS58225423A (ja) | 1983-12-27 |
| JPS6223341B2 true JPS6223341B2 (cs) | 1987-05-22 |
Family
ID=14515193
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57109632A Granted JPS58225423A (ja) | 1982-06-25 | 1982-06-25 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58225423A (cs) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62212856A (ja) * | 1986-03-14 | 1987-09-18 | Nec Corp | 異常監視装置 |
-
1982
- 1982-06-25 JP JP57109632A patent/JPS58225423A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58225423A (ja) | 1983-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6223341B2 (cs) | ||
| JP2710151B2 (ja) | 自動化装置の作動方法 | |
| JP2970082B2 (ja) | 仮想クラスタ間通信処理装置 | |
| JPS58105363A (ja) | 記憶装置 | |
| JPS60173631A (ja) | 制御プログラム切換え方式 | |
| JP2747153B2 (ja) | 応答信号振分方式 | |
| JPH0365737A (ja) | 周辺制御装置 | |
| JPH06103110A (ja) | ブレークポイント設定方式 | |
| JP2998299B2 (ja) | プロセッサ制御装置 | |
| JPH0145657B2 (cs) | ||
| JPH0690676B2 (ja) | コマンド動作制御方式 | |
| JP2803270B2 (ja) | Ｓｃｓｉホストアダプタ回路 | |
| JPS62190533A (ja) | 割込マスク制御方式 | |
| JPH04217060A (ja) | 複合プロセッサシステムのリセット方法 | |
| JPS59188702A (ja) | プログラマブル・コントロ−ラ | |
| JPS62107354A (ja) | マイクロプログラム制御装置 | |
| JPS6239790B2 (cs) | ||
| JPH07104781B2 (ja) | マイクロプログラム制御方式 | |
| JPS6037062A (ja) | メモリ読出し方法 | |
| JPS6252378B2 (cs) | ||
| JPH08115213A (ja) | ディジタル信号処理装置及びそのダイレクト・メモリ・アクセス制御方法 | |
| JPH0514290B2 (cs) | ||
| JPS62212755A (ja) | チヤネル制御装置 | |
| JPS5932816B2 (ja) | デ−タ転送制御方式 | |
| JPS59101950A (ja) | 回線モニタ−方式 |