JPS622328B2 - - Google Patents

Info

Publication number
JPS622328B2
JPS622328B2 JP56049753A JP4975381A JPS622328B2 JP S622328 B2 JPS622328 B2 JP S622328B2 JP 56049753 A JP56049753 A JP 56049753A JP 4975381 A JP4975381 A JP 4975381A JP S622328 B2 JPS622328 B2 JP S622328B2
Authority
JP
Japan
Prior art keywords
carry
output
bit
arithmetic
alu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56049753A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57164334A (en
Inventor
Tomoaki Isozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56049753A priority Critical patent/JPS57164334A/ja
Publication of JPS57164334A publication Critical patent/JPS57164334A/ja
Publication of JPS622328B2 publication Critical patent/JPS622328B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP56049753A 1981-04-02 1981-04-02 Operating device Granted JPS57164334A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56049753A JPS57164334A (en) 1981-04-02 1981-04-02 Operating device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56049753A JPS57164334A (en) 1981-04-02 1981-04-02 Operating device

Publications (2)

Publication Number Publication Date
JPS57164334A JPS57164334A (en) 1982-10-08
JPS622328B2 true JPS622328B2 (enrdf_load_stackoverflow) 1987-01-19

Family

ID=12839937

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56049753A Granted JPS57164334A (en) 1981-04-02 1981-04-02 Operating device

Country Status (1)

Country Link
JP (1) JPS57164334A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2739487B2 (ja) * 1988-12-20 1998-04-15 株式会社日立製作所 描画処理装置及びその描画処理装置を用いた画像表示装置
JP2601960B2 (ja) * 1990-11-15 1997-04-23 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理方法及びその装置
WO2018116483A1 (ja) * 2016-12-21 2018-06-28 和己 阿部 １１進法以上の位取り記数法にてコンピュータ内部に表現された数値を用いた計算

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6036613B2 (ja) * 1978-11-07 1985-08-21 富士通株式会社 加算器

Also Published As

Publication number Publication date
JPS57164334A (en) 1982-10-08

Similar Documents

Publication Publication Date Title
JPS6351287B2 (enrdf_load_stackoverflow)
US5704052A (en) Bit processing unit for performing complex logical operations within a single clock cycle
US4172288A (en) Binary or BCD adder with precorrected result
JPH0444970B2 (enrdf_load_stackoverflow)
US4742520A (en) ALU operation: modulo two sum
JPS622328B2 (enrdf_load_stackoverflow)
US3937941A (en) Method and apparatus for packed BCD sign arithmetic employing a two's complement binary adder
US4197587A (en) Correction circuit for arithmetic operations with non-hexadecimal operands in hexadecimal arithmetic units
JPS63111535A (ja) デ−タ処理装置
KR970005175A (ko) 파이프라인 구조에 근거한 곱셈/나눗셈 공유 처리기 구조
JP2605792B2 (ja) 演算処理装置
JPH06348459A (ja) 論理演算回路
JP3535670B2 (ja) 浮動小数点数の仮数正規化回路
JPH0683618A (ja) フラグ制御回路
JPH0113129B2 (enrdf_load_stackoverflow)
JPS622329B2 (enrdf_load_stackoverflow)
FR2520528A1 (fr) Processeur de microordinateur
JPS6160126A (ja) シフト制御回路
JPH01259415A (ja) データ補正回路
JPS5839336B2 (ja) 自動制御系のデイジタル処理方式
JPH09114640A (ja) ビット操作回路
JPS5995650A (ja) 算術論理演算ユニツト
JPS6113345A (ja) タグ付デ−タ処理装置
JPH0335691B2 (enrdf_load_stackoverflow)
JPH0535468A (ja) 演算装置