JPS6222266B2 - - Google Patents

Info

Publication number
JPS6222266B2
JPS6222266B2 JP56197273A JP19727381A JPS6222266B2 JP S6222266 B2 JPS6222266 B2 JP S6222266B2 JP 56197273 A JP56197273 A JP 56197273A JP 19727381 A JP19727381 A JP 19727381A JP S6222266 B2 JPS6222266 B2 JP S6222266B2
Authority
JP
Japan
Prior art keywords
oxide film
silicon
region
forming
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56197273A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5897846A (ja
Inventor
Fujiki Tokuyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56197273A priority Critical patent/JPS5897846A/ja
Publication of JPS5897846A publication Critical patent/JPS5897846A/ja
Publication of JPS6222266B2 publication Critical patent/JPS6222266B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Local Oxidation Of Silicon (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
JP56197273A 1981-12-08 1981-12-08 半導体装置の製造方法 Granted JPS5897846A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56197273A JPS5897846A (ja) 1981-12-08 1981-12-08 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56197273A JPS5897846A (ja) 1981-12-08 1981-12-08 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5897846A JPS5897846A (ja) 1983-06-10
JPS6222266B2 true JPS6222266B2 (OSRAM) 1987-05-16

Family

ID=16371718

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56197273A Granted JPS5897846A (ja) 1981-12-08 1981-12-08 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5897846A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0762944A (ja) * 1993-08-31 1995-03-07 Ota Seisakusho:Kk スライドヒンジ

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07120704B2 (ja) * 1987-05-21 1995-12-20 日本電気株式会社 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0762944A (ja) * 1993-08-31 1995-03-07 Ota Seisakusho:Kk スライドヒンジ

Also Published As

Publication number Publication date
JPS5897846A (ja) 1983-06-10

Similar Documents

Publication Publication Date Title
US4471525A (en) Method for manufacturing semiconductor device utilizing two-step etch and selective oxidation to form isolation regions
JP3180599B2 (ja) 半導体装置およびその製造方法
JPH0513566A (ja) 半導体装置の製造方法
JPS6240858B2 (OSRAM)
JPH0786296A (ja) 高速バイポーラトランジスタの製造方法
JP2654607B2 (ja) 半導体装置の製造方法
JPH07106412A (ja) 半導体装置およびその製造方法
JP2597631B2 (ja) 半導体デバイスおよびその製造方法
JP3332037B2 (ja) 基板の上表面に二つの自己整列型領域を定める方法
JPS6222266B2 (OSRAM)
US6331727B1 (en) Semiconductor device and method of fabricating the same
JP3011729B2 (ja) バイポーラ型半導体集積回路装置の製造方法
JPH0729971A (ja) 半導体装置の製造方法
JP3190144B2 (ja) 半導体集積回路の製造方法
JPH0258778B2 (OSRAM)
JP2883242B2 (ja) 半導体装置の製造方法
JPH0234179B2 (OSRAM)
JPH02174140A (ja) 半導体装置の製造方法
JPH0661343A (ja) 半導体装置の製造方法
JP3207561B2 (ja) 半導体集積回路およびその製造方法
JP3252385B2 (ja) バイポーラトランジスタの製造方法
JP2615958B2 (ja) バイポーラ型半導体装置の製造方法
JP3176606B2 (ja) バイポーラ型半導体集積回路装置の製造方法
JPS60211958A (ja) 半導体装置
JPS6352466B2 (OSRAM)