JPS62214648A - 半導体素子用パツケ−ジの製造方法 - Google Patents
半導体素子用パツケ−ジの製造方法Info
- Publication number
- JPS62214648A JPS62214648A JP61057698A JP5769886A JPS62214648A JP S62214648 A JPS62214648 A JP S62214648A JP 61057698 A JP61057698 A JP 61057698A JP 5769886 A JP5769886 A JP 5769886A JP S62214648 A JPS62214648 A JP S62214648A
- Authority
- JP
- Japan
- Prior art keywords
- conductive paste
- ceramic green
- green sheet
- semiconductor element
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/60—Seals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61057698A JPS62214648A (ja) | 1986-03-15 | 1986-03-15 | 半導体素子用パツケ−ジの製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61057698A JPS62214648A (ja) | 1986-03-15 | 1986-03-15 | 半導体素子用パツケ−ジの製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62214648A true JPS62214648A (ja) | 1987-09-21 |
| JPH0459778B2 JPH0459778B2 (enExample) | 1992-09-24 |
Family
ID=13063155
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61057698A Granted JPS62214648A (ja) | 1986-03-15 | 1986-03-15 | 半導体素子用パツケ−ジの製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62214648A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5067007A (en) * | 1988-06-13 | 1991-11-19 | Hitachi, Ltd. | Semiconductor device having leads for mounting to a surface of a printed circuit board |
| US5094969A (en) * | 1989-09-14 | 1992-03-10 | Litton Systems, Inc. | Method for making a stackable multilayer substrate for mounting integrated circuits |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5816552A (ja) * | 1981-07-22 | 1983-01-31 | Fujitsu Ltd | 半導体素子用パッケ−ジ |
| JPS5851544A (ja) * | 1981-09-22 | 1983-03-26 | Fujitsu Ltd | 半導体装置のパツケ−ジ |
-
1986
- 1986-03-15 JP JP61057698A patent/JPS62214648A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5816552A (ja) * | 1981-07-22 | 1983-01-31 | Fujitsu Ltd | 半導体素子用パッケ−ジ |
| JPS5851544A (ja) * | 1981-09-22 | 1983-03-26 | Fujitsu Ltd | 半導体装置のパツケ−ジ |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5067007A (en) * | 1988-06-13 | 1991-11-19 | Hitachi, Ltd. | Semiconductor device having leads for mounting to a surface of a printed circuit board |
| US5094969A (en) * | 1989-09-14 | 1992-03-10 | Litton Systems, Inc. | Method for making a stackable multilayer substrate for mounting integrated circuits |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0459778B2 (enExample) | 1992-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4458291A (en) | Package for enclosing semiconductor elements | |
| US6011683A (en) | Thin multilayer ceramic capacitors | |
| JPS62214648A (ja) | 半導体素子用パツケ−ジの製造方法 | |
| JPH0669073B2 (ja) | リ−ドレス部品 | |
| JP3085622B2 (ja) | 電子素子搭載用基板の製造方法 | |
| JPS6016749B2 (ja) | 集積回路用パツケ−ジ | |
| JP2912779B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
| JPS5851544A (ja) | 半導体装置のパツケ−ジ | |
| JPS605546A (ja) | セラミツクパツケ−ジの製造方法 | |
| JPH0785496B2 (ja) | セラミツク配線基板の製造法 | |
| JP3273187B2 (ja) | 配線基板の製造方法 | |
| JP4150294B2 (ja) | 多数個取り配線基板 | |
| JP2685158B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
| JP3981316B2 (ja) | 半導体素子収納用パッケージ | |
| JP3406710B2 (ja) | 半導体素子収納用パッケージ | |
| JP2670208B2 (ja) | 半導体素子収納用パッケージ | |
| JP2887243B2 (ja) | 電子部品収納用容器の製造方法 | |
| JP2728583B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
| JP2000151037A (ja) | 多数個取り配線基板 | |
| JPS6035243Y2 (ja) | 半導体リ−ドレスパッケ−ジ | |
| JPH08759Y2 (ja) | 半導体素子収納用パッケージ | |
| JPS62290157A (ja) | セラミツク配線基板の製造法 | |
| JPH0897529A (ja) | 表面実装用回路基板及びその製造方法 | |
| JP2004047821A (ja) | 多数個取り配線基板 | |
| JPH0685137A (ja) | 半導体素子収納用パッケージの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |