JPS6220195A - メモリ回路 - Google Patents
メモリ回路Info
- Publication number
- JPS6220195A JPS6220195A JP60159873A JP15987385A JPS6220195A JP S6220195 A JPS6220195 A JP S6220195A JP 60159873 A JP60159873 A JP 60159873A JP 15987385 A JP15987385 A JP 15987385A JP S6220195 A JPS6220195 A JP S6220195A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- address clock
- address
- clock
- channel mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159873A JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159873A JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6220195A true JPS6220195A (ja) | 1987-01-28 |
| JPH0437518B2 JPH0437518B2 (enExample) | 1992-06-19 |
Family
ID=15703068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60159873A Granted JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6220195A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63228489A (ja) * | 1987-03-17 | 1988-09-22 | Sony Corp | メモリ装置 |
| US4926379A (en) * | 1986-01-21 | 1990-05-15 | Fujitsu Limited | Data read circuit for use in semiconductor memory device |
-
1985
- 1985-07-19 JP JP60159873A patent/JPS6220195A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4926379A (en) * | 1986-01-21 | 1990-05-15 | Fujitsu Limited | Data read circuit for use in semiconductor memory device |
| JPS63228489A (ja) * | 1987-03-17 | 1988-09-22 | Sony Corp | メモリ装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0437518B2 (enExample) | 1992-06-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6363134B2 (enExample) | ||
| EP0166540B1 (en) | A semiconductor memory device | |
| US4712194A (en) | Static random access memory | |
| JPS5856198B2 (ja) | 半導体記憶装置 | |
| JP2775428B2 (ja) | メモリのデータ読み出し回路 | |
| KR100318321B1 (ko) | 반도체 메모리의 비트 라인 균등화 신호 제어회로 | |
| JPH01119982A (ja) | スタティック型ランダムアクセスメモリ | |
| US4815040A (en) | Static memory using a MIS field effect transistor | |
| US6037827A (en) | Noise isolation circuit | |
| US5734282A (en) | Address transition detection circuit | |
| JPS6220195A (ja) | メモリ回路 | |
| JPH0378713B2 (enExample) | ||
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| EP0170781B1 (en) | Mos dynamic memory device | |
| JPH01238217A (ja) | 半導体集積回路の誤動作防止回路 | |
| US5646905A (en) | Self-clocking sense amplifier optimized for input signals close to VDD | |
| JPS63138597A (ja) | ダイナミツクメモリ装置 | |
| KR100233331B1 (ko) | 신호천이검출회로 | |
| JPH0235400B2 (enExample) | ||
| JP3158290B2 (ja) | 半導体メモリのビット線イコライズ回路 | |
| JP4795805B2 (ja) | 差動信号制御回路 | |
| JPH08190792A (ja) | スタティックram | |
| KR100475892B1 (ko) | 반도체메모리장치용출력버퍼회로 | |
| JPS61162893A (ja) | Mos型メモリ装置 | |
| JPH0519796B2 (enExample) |