JPH0437518B2 - - Google Patents
Info
- Publication number
- JPH0437518B2 JPH0437518B2 JP60159873A JP15987385A JPH0437518B2 JP H0437518 B2 JPH0437518 B2 JP H0437518B2 JP 60159873 A JP60159873 A JP 60159873A JP 15987385 A JP15987385 A JP 15987385A JP H0437518 B2 JPH0437518 B2 JP H0437518B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- mos transistor
- channel mos
- address clock
- data bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159873A JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60159873A JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6220195A JPS6220195A (ja) | 1987-01-28 |
| JPH0437518B2 true JPH0437518B2 (enExample) | 1992-06-19 |
Family
ID=15703068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60159873A Granted JPS6220195A (ja) | 1985-07-19 | 1985-07-19 | メモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6220195A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62170097A (ja) * | 1986-01-21 | 1987-07-27 | Fujitsu Ltd | 半導体記憶装置 |
| JP2569538B2 (ja) * | 1987-03-17 | 1997-01-08 | ソニー株式会社 | メモリ装置 |
-
1985
- 1985-07-19 JP JP60159873A patent/JPS6220195A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6220195A (ja) | 1987-01-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20040004899A1 (en) | Word line driving circuit | |
| US4774690A (en) | Output buffer circuit | |
| JPH0612632B2 (ja) | メモリ回路 | |
| EP0166540B1 (en) | A semiconductor memory device | |
| EP0040917B1 (en) | A static type random access memory | |
| US4710904A (en) | Constant pulse width generator including transition detectors | |
| US4739502A (en) | Clock signal generating circuit for dynamic type semiconductor memory device | |
| KR100318321B1 (ko) | 반도체 메모리의 비트 라인 균등화 신호 제어회로 | |
| JPH06203566A (ja) | スタティック・ランダムアクセスメモリ | |
| JPH01119982A (ja) | スタティック型ランダムアクセスメモリ | |
| US4815040A (en) | Static memory using a MIS field effect transistor | |
| US6067264A (en) | High speed semiconductor memory device | |
| JPH0743933B2 (ja) | 遷移検出回路 | |
| JPH0437518B2 (enExample) | ||
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| US5577000A (en) | Sense amplifier circuit | |
| EP0170781B1 (en) | Mos dynamic memory device | |
| JPS593792A (ja) | 半導体記憶装置 | |
| US4821237A (en) | Semiconductor memory device | |
| US5646905A (en) | Self-clocking sense amplifier optimized for input signals close to VDD | |
| JPH0235400B2 (enExample) | ||
| JPH0746509B2 (ja) | スタテイツクram | |
| JPH0312398B2 (enExample) | ||
| JP3158290B2 (ja) | 半導体メモリのビット線イコライズ回路 | |
| JPH05166381A (ja) | 半導体メモリ装置 |