JPS62193157A - パワー素子パッケージ - Google Patents

パワー素子パッケージ

Info

Publication number
JPS62193157A
JPS62193157A JP62024919A JP2491987A JPS62193157A JP S62193157 A JPS62193157 A JP S62193157A JP 62024919 A JP62024919 A JP 62024919A JP 2491987 A JP2491987 A JP 2491987A JP S62193157 A JPS62193157 A JP S62193157A
Authority
JP
Japan
Prior art keywords
power
power element
aluminum nitride
power device
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62024919A
Other languages
English (en)
Other versions
JPH0519984B2 (ja
Inventor
デイーター・ザイプラー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of JPS62193157A publication Critical patent/JPS62193157A/ja
Publication of JPH0519984B2 publication Critical patent/JPH0519984B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 産業上の利用分野 本発明は特許請求の範囲第１項の上位概念によるパワー
素子に関ずろ。
従来の技術 公知のようにたとえば半導体またはＩＣのようなパワー
素子には多量の熱損失が発生し、連続動作の際素子を損
傷しないようにこの熱を素子から導出しなければならな
い。この理由からパワー素子を金属板に実装し、場合に
よりセラミックまたは同様の材料で絶縁し、それによっ
て損失熱を使用した材料の高い熱伝導度によってできる
だけ早く導出ずろことができる。このようなパワー素子
の実装または後からの絶縁はもちろん非常に高価である
。
発明が解決しようとする問題点 本発明の目的は公知技術の上記欠点を除去することであ
る。
問題点を解決するための手段 この目的は特許請求の範囲第１項の特徴部に記載の特徴
によって解決される。
作用 本発明によるパワー素子は基体が電気的絶縁体なので、
パワー素子の下面を電気的に絶縁し、それにも拘わらず
良好な熱結合を達成する可能性が生ずる。
従属請求項に記載の手段によって特許請求の範囲第１項
記載のパワー素子の有利な形成および改房が可能である
。基体を形成するチッ化アルミニウムは高い熱伝導度を
特徴とするので、ヂッ化アルミニウムの厚さを２〜６ｍ
ｍの範囲に選択するのが有利であり、この範囲内で選択
する厚さは導出すべき損失熱量に依存する。チッ化アル
ミニウムの基体とパワー素子の間に金属層を挿入するの
が有利であり、パワー素子はこの、金属層にはんだ付す
ることができる。さらにこのような金属層は適当なプリ
ントおよびエツチング法で直接パワー素子接続のための
導体路および配置場所を形成するため使用することがで
きる。最後に基体に凹所を備え、ここへ外部への接続ピ
ンを圧入またははんだ付するのが有利である。
実施例 次に本発明の実施例を図面により説明する。
図示の実装したパワー素子はチッ化アルミニウムからな
る厚さ約４ｍｍのセラミック板の形の基体ｌを有する。
基体１上にたとえば銅の金属層２があり、この層は厚膜
としてまたは後続の電気メッキにより強化する無電解メ
ッキて設けられる。パワー素子３は金属層２へははんだ
付され、その際素子３は金属層２が同時に配置場所とし
て役立つように設定される。基体ｌに凹所が備えられ、
ここへたとえば銅ブロンズからなる接続ピン４が圧入さ
れ、またはあらかじめ凹所を金属化した後はんだ付され
る。接続ピン４とパワー素子３の配置場所の間はワイヤ
５によって結合され、このワイヤはパワー素子の配置場
所にも接続ピン４にも超音波によって溶接される。最後
に全体に熱硬化性注型樹脂からなるカバー６を設け、そ
の際接続ピン４は１つの辺から突出し、基体ｌの反対側
では基体の一部がカバー６を備えず、孔７を有し、この
孔により実装したパワー素子をソケット等へねじで取付
けることができる。
館記のように基体ｌを形成するヂツ化アルミニウムは高
い熱伝導度を特徴とし、さらにパワー素子３は被覆した
金属層２を介して基体ｌと結合しているので、損失熱は
迅速に導出され、カバー６を熱硬化性注型樹脂から製造
することは容易に可能である。さらにチッ化アルミニウ
ムの熱膨張はケイ素のそれと良く適合するので、ケイ素
チップの熱負荷は機械的応力したがって欠陥の原因にな
らない。
【図面の簡単な説明】
図面は実装したパワー素子の一部切開いた斜視図である
。 ｌ・・・基体、２・・・金属層、３・・・パワー素子、
４・・・接続ピン、５・・・ワイヤ、６・・・注型樹脂
、７・・・孔

Claims (1)

  1. 【特許請求の範囲】 １、熱伝導性基体およびカバーを有するパワー素子にお
    いて、基体（１）がチッ化アルミニウムからなることを
    特徴とするパワー素子。 ２、チッ化アルミニウムの基体（１）の厚さが２〜６ｍ
    ｍである特許請求の範囲第１項記載のパワー素子。 ３、チッ化アルミニウムの基体（１）とパワー素子（３
    ）の間に金属層（２）が存在する特許請求の範囲第１項
    または第２項記載のパワー素子４、金属層（２）が銅ま
    たはニッケルからなる特許請求の範囲第３項記載のパワ
    ー素子。 ５、カバー（６）が熱硬化性注型樹脂からなる特許請求
    の範囲第１項記載のパワー素子。６、基体（１）が接続
    ピン（４）を圧入またははんだ付する凹所を備えている
    特許請求の範囲第１項から第４項までのいずれか１項に
    記載のパワー素子。 ７、基体（１）がカバー（６）の外側に実装したパワー
    半導体の固定に役立つ孔（１０）を有する特許請求の範
    囲第１項から第６項までのいずれか１項に記載のパワー
    素子。
JP62024919A 1986-02-08 1987-02-06 パワー素子パッケージ Granted JPS62193157A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3604075.4 1986-02-08
DE19863604075 DE3604075A1 (de) 1986-02-08 1986-02-08 Verpackung von leistungsbauelementen

Publications (2)

Publication Number Publication Date
JPS62193157A true JPS62193157A (ja) 1987-08-25
JPH0519984B2 JPH0519984B2 (ja) 1993-03-18

Family

ID=6293754

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62024919A Granted JPS62193157A (ja) 1986-02-08 1987-02-06 パワー素子パッケージ

Country Status (3)

Country Link
JP (1) JPS62193157A (ja)
DE (1) DE3604075A1 (ja)
IT (1) IT1202453B (ja)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05218233A (ja) * 1992-02-06 1993-08-27 Mitsubishi Electric Corp 半導体装置およびその製造方法
DE102007051870A1 (de) * 2007-10-30 2009-05-07 Robert Bosch Gmbh Modulgehäuse und Verfahren zur Herstellung eines Modulgehäuses
RU2641601C2 (ru) * 2016-02-24 2018-01-18 Акционерное Общество "Новосибирский Завод Полупроводниковых Приборов С Окб" (Ао "Нзпп С Окб") Способ пайки силовых полупроводниковых приборов

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178647A (ja) * 1984-02-27 1985-09-12 Toshiba Corp 半導体装置
JPS6135539A (ja) * 1984-07-27 1986-02-20 Nec Corp 半導体装置
JPS61150351A (ja) * 1984-12-25 1986-07-09 Toshiba Corp Ｉｃパツケ−ジ

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL189379C (nl) * 1977-05-05 1993-03-16 Richardus Henricus Johannes Fi Werkwijze voor inkapselen van micro-elektronische elementen.
JPS6038867B2 (ja) * 1981-06-05 1985-09-03 株式会社日立製作所 絶縁型半導体装置
DE3127457C2 (de) * 1981-07-11 1985-09-12 Brown, Boveri & Cie Ag, 6800 Mannheim Stromrichtermodul
JPH0810710B2 (ja) * 1984-02-24 1996-01-31 株式会社東芝 良熱伝導性基板の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60178647A (ja) * 1984-02-27 1985-09-12 Toshiba Corp 半導体装置
JPS6135539A (ja) * 1984-07-27 1986-02-20 Nec Corp 半導体装置
JPS61150351A (ja) * 1984-12-25 1986-07-09 Toshiba Corp Ｉｃパツケ−ジ

Also Published As

Publication number Publication date
IT1202453B (it) 1989-02-09
DE3604075A1 (de) 1987-08-13
JPH0519984B2 (ja) 1993-03-18
IT8719214A0 (it) 1987-01-30

Similar Documents

Publication Publication Date Title
JP3288840B2 (ja) 半導体装置およびその製造方法
US6156980A (en) Flip chip on circuit board with enhanced heat dissipation and method therefor
JP2755252B2 (ja) 半導体装置用パッケージ及び半導体装置
JPH033290A (ja) 電子回路アセンブリ用サーマルシヤント及びその製造方法
JPS6333320B2 (ja)
JP2010129868A (ja) 電力用半導体モジュール及びその製造方法
US11533824B2 (en) Power semiconductor module and a method for producing a power semiconductor module
US6483706B2 (en) Heat dissipation for electronic components
JPH05326761A (ja) 熱伝導スペーサーの実装構造
US5898128A (en) Electronic component
JPS62193157A (ja) パワー素子パッケージ
JPS59188948A (ja) チツプキヤリア
JP2504486B2 (ja) 混成集積回路構造
JPS622587A (ja) ハイパワ−用混成集積回路
JP2626785B2 (ja) 電子部品搭載用基板
JPH02132847A (ja) セラミックス放熱フィン付半導体装置
JP2771567B2 (ja) 混成集積回路
JP2583507B2 (ja) 半導体実装回路装置
JP2661230B2 (ja) 混成集積回路装置
JP3510813B2 (ja) ハイブリッドモジュール
JPS6039779A (ja) 配線基板とコネクタとの接続方法
JP2936845B2 (ja) 集積回路の実装構造
SU1583995A1 (ru) Интегральна микросхема
JPS60250655A (ja) 集積回路パツケ−ジ
JP2504262Y2 (ja) 半導体モジュ―ル