JPS6218991B2 - - Google Patents
Info
- Publication number
- JPS6218991B2 JPS6218991B2 JP56052224A JP5222481A JPS6218991B2 JP S6218991 B2 JPS6218991 B2 JP S6218991B2 JP 56052224 A JP56052224 A JP 56052224A JP 5222481 A JP5222481 A JP 5222481A JP S6218991 B2 JPS6218991 B2 JP S6218991B2
- Authority
- JP
- Japan
- Prior art keywords
- data bus
- transistor
- pair
- circuit
- potential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052224A JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56052224A JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57167197A JPS57167197A (en) | 1982-10-14 |
JPS6218991B2 true JPS6218991B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Family
ID=12908767
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56052224A Granted JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57167197A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0821236B2 (ja) * | 1987-01-26 | 1996-03-04 | 株式会社日立製作所 | 半導体記憶装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4151603A (en) * | 1977-10-31 | 1979-04-24 | International Business Machines Corporation | Precharged FET ROS array |
JPS5570993A (en) * | 1978-11-24 | 1980-05-28 | Hitachi Ltd | Memory circuit |
JPS55160387A (en) * | 1979-05-31 | 1980-12-13 | Toshiba Corp | Semiconductor memory |
JPS5833635B2 (ja) * | 1979-12-25 | 1983-07-21 | 富士通株式会社 | 半導体記憶装置 |
-
1981
- 1981-04-07 JP JP56052224A patent/JPS57167197A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57167197A (en) | 1982-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4112506A (en) | Random access memory using complementary field effect devices | |
JPH06150648A (ja) | カラム選択回路 | |
JP2685656B2 (ja) | センスアンプの出力制御回路 | |
JPS6374196A (ja) | Cmos半導体メモリ回路 | |
US5067109A (en) | Data output buffer circuit for a SRAM | |
US3868657A (en) | Peripheral circuitry for dynamic mos rams | |
JPS61269298A (ja) | Nmosデ−タ記憶セル | |
JPS6218991B2 (enrdf_load_stackoverflow) | ||
JPH0690163A (ja) | Cmosオフチップ・ドライバ回路 | |
JPH0799627B2 (ja) | 半導体メモリの書き込み読み出し回路 | |
JPH0660665A (ja) | 半導体スタティックramのビット線負荷回路 | |
KR100295657B1 (ko) | 반도체메모리의데이터입출력회로 | |
US4584493A (en) | Self referenced sense amplifier | |
JPH0551997B2 (enrdf_load_stackoverflow) | ||
JP2000293986A (ja) | 半導体メモリ装置 | |
JP2529305B2 (ja) | 中間レベル設定回路 | |
JPH0537305A (ja) | ラツチ回路 | |
JPS61243996A (ja) | Ram用読み出し書き込み回路 | |
JP2735268B2 (ja) | Lsiの出力バッファ | |
JPH06268456A (ja) | 差動増幅器 | |
JPH0458676B2 (enrdf_load_stackoverflow) | ||
JP2972297B2 (ja) | 半導体集積回路装置 | |
JP2697024B2 (ja) | 出力回路 | |
JP2539593B2 (ja) | 半導体メモリ回路 | |
JPH08329685A (ja) | 半導体装置 |