JPS57167197A - Memory circuit - Google Patents
Memory circuitInfo
- Publication number
- JPS57167197A JPS57167197A JP56052224A JP5222481A JPS57167197A JP S57167197 A JPS57167197 A JP S57167197A JP 56052224 A JP56052224 A JP 56052224A JP 5222481 A JP5222481 A JP 5222481A JP S57167197 A JPS57167197 A JP S57167197A
- Authority
- JP
- Japan
- Prior art keywords
- noise
- trq12
- memory circuit
- bus lines
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56052224A JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56052224A JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57167197A true JPS57167197A (en) | 1982-10-14 |
| JPS6218991B2 JPS6218991B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Family
ID=12908767
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56052224A Granted JPS57167197A (en) | 1981-04-07 | 1981-04-07 | Memory circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57167197A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63183680A (ja) * | 1987-01-26 | 1988-07-29 | Hitachi Ltd | 半導体記憶装置 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5467727A (en) * | 1977-10-31 | 1979-05-31 | Ibm | Ros memory circuit |
| JPS5570993A (en) * | 1978-11-24 | 1980-05-28 | Hitachi Ltd | Memory circuit |
| JPS55160387A (en) * | 1979-05-31 | 1980-12-13 | Toshiba Corp | Semiconductor memory |
| JPS5693175A (en) * | 1979-12-25 | 1981-07-28 | Fujitsu Ltd | Semiconductor memory device |
-
1981
- 1981-04-07 JP JP56052224A patent/JPS57167197A/ja active Granted
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5467727A (en) * | 1977-10-31 | 1979-05-31 | Ibm | Ros memory circuit |
| JPS5570993A (en) * | 1978-11-24 | 1980-05-28 | Hitachi Ltd | Memory circuit |
| JPS55160387A (en) * | 1979-05-31 | 1980-12-13 | Toshiba Corp | Semiconductor memory |
| JPS5693175A (en) * | 1979-12-25 | 1981-07-28 | Fujitsu Ltd | Semiconductor memory device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63183680A (ja) * | 1987-01-26 | 1988-07-29 | Hitachi Ltd | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6218991B2 (enrdf_load_stackoverflow) | 1987-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0082567A3 (en) | Ttl to cmos input buffer | |
| JPS6418312A (en) | Four-state input/output control circuit | |
| GB1529717A (en) | Semiconductor integrated circuit device composed of insulated gate field-effect transistors | |
| KR830009695A (ko) | 중재회로 | |
| KR960009247B1 (en) | Data output buffer of semiconductor integrated circuit | |
| JPS5522238A (en) | Decoder circuit | |
| JPS5325324A (en) | Address selection system | |
| JPS57167197A (en) | Memory circuit | |
| JPS5677983A (en) | Decorder circuit | |
| JPS55132589A (en) | Semiconductor memory unit | |
| JPS5751076B2 (enrdf_load_stackoverflow) | ||
| JPS5612128A (en) | Cmos buffer circuit | |
| JPS5619584A (en) | Semiconductor memory | |
| JPS5696530A (en) | Driving circuit of tri-state type | |
| JPS564932A (en) | Tristate circuit | |
| JPS5329628A (en) | Decoding circuit | |
| JPS5616991A (en) | Semicondcutor memory unit | |
| JPS522235A (en) | Push-pull circuit | |
| JPS5740794A (en) | Address inverter circuit | |
| JPS5313852A (en) | Level conversion circuit | |
| JPS5746534A (en) | Waveform shaping circuit | |
| JPS55165030A (en) | Signal transmission circuit of dynamic type | |
| JPS6473662A (en) | Integrated circuit | |
| JPS57130293A (en) | Semiconductor boosting circuit | |
| JPS5421249A (en) | Logic circuit |