JPS5616991A - Semicondcutor memory unit - Google Patents

Semicondcutor memory unit

Info

Publication number
JPS5616991A
JPS5616991A JP9133979A JP9133979A JPS5616991A JP S5616991 A JPS5616991 A JP S5616991A JP 9133979 A JP9133979 A JP 9133979A JP 9133979 A JP9133979 A JP 9133979A JP S5616991 A JPS5616991 A JP S5616991A
Authority
JP
Japan
Prior art keywords
row address
signal
power down
nonselective
memory unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9133979A
Other languages
Japanese (ja)
Other versions
JPS598910B2 (en
Inventor
Tsuyoshi Shiragasawa
Takashi Osone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP54091339A priority Critical patent/JPS598910B2/en
Publication of JPS5616991A publication Critical patent/JPS5616991A/en
Publication of JPS598910B2 publication Critical patent/JPS598910B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Abstract

PURPOSE:To make nonselective all the memory cells at nonselection and to reduce the consumed current of the peripheral circuit, by adding the power down use MOSFET to the address buffer circuit. CONSTITUTION:In nonselective state of chip, the CS' signal from the control circuit is at low level, the power down MOSFET 23 is OFF, and the outputs a0, a0' are both at high level regardless of the address input data A0. Further, the CS' signal of FET 23 is all fed to the row address buffer circuits 22, 22', and all the input signals to the row address selection decoder circuits 21, 21' are at high level. Accordingly, the output of all the decoder circuits 21, 21' is at low level and no row address can be selected.
JP54091339A 1979-07-18 1979-07-18 semiconductor storage device Expired JPS598910B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54091339A JPS598910B2 (en) 1979-07-18 1979-07-18 semiconductor storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54091339A JPS598910B2 (en) 1979-07-18 1979-07-18 semiconductor storage device

Publications (2)

Publication Number Publication Date
JPS5616991A true JPS5616991A (en) 1981-02-18
JPS598910B2 JPS598910B2 (en) 1984-02-28

Family

ID=14023656

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54091339A Expired JPS598910B2 (en) 1979-07-18 1979-07-18 semiconductor storage device

Country Status (1)

Country Link
JP (1) JPS598910B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10238895C5 (en) * 2002-08-24 2009-04-30 Sec Ship's Equipment Centre Bremen Gmbh Coupling piece for connecting two stacked containers, arrangement of stacked containers and method for connecting stacked containers with such dome pieces

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63183196A (en) * 1987-01-24 1988-07-28 Nippon Paint Co Ltd Surface treating device
JPH0429516U (en) * 1990-07-06 1992-03-10
JPH04121915U (en) * 1991-04-09 1992-10-30 株式会社椿本チエイン Overhead conveyor conveyed object protection structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10238895C5 (en) * 2002-08-24 2009-04-30 Sec Ship's Equipment Centre Bremen Gmbh Coupling piece for connecting two stacked containers, arrangement of stacked containers and method for connecting stacked containers with such dome pieces

Also Published As

Publication number Publication date
JPS598910B2 (en) 1984-02-28

Similar Documents

Publication Publication Date Title
JPS5634186A (en) Bipolar memory circuit
JPS57127989A (en) Mos static type ram
GB1502270A (en) Word line driver circuit in memory circuit
JPS5480041A (en) Decoder circuit using power switch
JPS5625288A (en) Bit line control circuit
JPS56156988A (en) Refresh system for nonvolatile memory
JPS57176587A (en) Semiconductor ram device
JPS5616991A (en) Semicondcutor memory unit
JPS5733493A (en) Semiconductor storage device
JPS55132589A (en) Semiconductor memory unit
JPS5423337A (en) Semiconductor memory unit
JPS5647988A (en) Semiconductor memory device
JPS57208686A (en) Semiconductor storage device
JPS5474643A (en) Information processing system
JPS54111745A (en) Static type logic circuit
JPS5552587A (en) Static semiconductor memory circuit
JPS57208690A (en) Semiconductor storage device
JPS56111191A (en) Read only memory device
JPS52110531A (en) Memory unit
JPS54148339A (en) Memory device
JPS6479997A (en) P-rom
JPS5634185A (en) Memory circuit
JPS57139864A (en) Memory extension system
JPS6443891A (en) Semiconductor memory device
JPS5677981A (en) Memory access circuit