JPS62187954A - バス制御回路 - Google Patents

バス制御回路

Info

Publication number
JPS62187954A
JPS62187954A JP3031486A JP3031486A JPS62187954A JP S62187954 A JPS62187954 A JP S62187954A JP 3031486 A JP3031486 A JP 3031486A JP 3031486 A JP3031486 A JP 3031486A JP S62187954 A JPS62187954 A JP S62187954A
Authority
JP
Japan
Prior art keywords
bus
output
impedance
circuit
masters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3031486A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0523452B2 (en, 2012
Inventor
Makoto Fukuda
真 福田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3031486A priority Critical patent/JPS62187954A/ja
Publication of JPS62187954A publication Critical patent/JPS62187954A/ja
Publication of JPH0523452B2 publication Critical patent/JPH0523452B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP3031486A 1986-02-14 1986-02-14 バス制御回路 Granted JPS62187954A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3031486A JPS62187954A (ja) 1986-02-14 1986-02-14 バス制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3031486A JPS62187954A (ja) 1986-02-14 1986-02-14 バス制御回路

Publications (2)

Publication Number Publication Date
JPS62187954A true JPS62187954A (ja) 1987-08-17
JPH0523452B2 JPH0523452B2 (en, 2012) 1993-04-02

Family

ID=12300329

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3031486A Granted JPS62187954A (ja) 1986-02-14 1986-02-14 バス制御回路

Country Status (1)

Country Link
JP (1) JPS62187954A (en, 2012)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03121517A (ja) * 1989-10-04 1991-05-23 Nec Corp バス占有回路
US6655588B2 (en) 2000-07-28 2003-12-02 Nec Electronics Corporation Card system, IC card and card reader/writer used for the card system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54154947A (en) * 1978-03-23 1979-12-06 Honeywell Inf Systems Bidirectional signal transmitting circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54154947A (en) * 1978-03-23 1979-12-06 Honeywell Inf Systems Bidirectional signal transmitting circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03121517A (ja) * 1989-10-04 1991-05-23 Nec Corp バス占有回路
US6655588B2 (en) 2000-07-28 2003-12-02 Nec Electronics Corporation Card system, IC card and card reader/writer used for the card system

Also Published As

Publication number Publication date
JPH0523452B2 (en, 2012) 1993-04-02

Similar Documents

Publication Publication Date Title
JPS6150537B2 (en, 2012)
JPS62187954A (ja) バス制御回路
JPH022416A (ja) 分布プリチヤージ・ワイヤｏｒ母線
EP0321568B1 (en) Pipeline control system
JPS60263220A (ja) クロツク信号発生回路
JP2845251B2 (ja) 集積回路装置
JPS6055916B2 (ja) タイミング回路
JPH03252218A (ja) トライステート・バッファ回路
JP3093374B2 (ja) 割り込みコントローラ
JPS60242724A (ja) 集積論理回路
JPH04290261A (ja) 半導体回路のレイアウト方法
JPS5858664A (ja) メモリアクセス制御装置
JPH07118638B2 (ja) デ−タアウトバッファ回路
JPH04215152A (ja) メモリライトプロテクト制御装置
JPH05274258A (ja) データ処理装置間の信号伝達方法
JPS6252336B2 (en, 2012)
JPS5923136B2 (ja) カウンタ回路
JPS59123957A (ja) デジタル信号演算装置
JPS63263943A (ja) デ−タバス回路
JPH04362810A (ja) 論理信号遅延回路
JP2984808B2 (ja) 大規模集積回路の内部初期化回路
JPH0113575B2 (en, 2012)
JPS6182454A (ja) 半導体集積回路装置
JPH02150839U (en, 2012)
JPH01230158A (ja) データ転送方法及びその装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees