JPS6216693Y2 - - Google Patents
Info
- Publication number
- JPS6216693Y2 JPS6216693Y2 JP14126481U JP14126481U JPS6216693Y2 JP S6216693 Y2 JPS6216693 Y2 JP S6216693Y2 JP 14126481 U JP14126481 U JP 14126481U JP 14126481 U JP14126481 U JP 14126481U JP S6216693 Y2 JPS6216693 Y2 JP S6216693Y2
- Authority
- JP
- Japan
- Prior art keywords
- logic
- circuit
- terminal
- connector
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000011156 evaluation Methods 0.000 claims description 22
- 238000007689 inspection Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000012937 correction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14126481U JPS5846178U (ja) | 1981-09-22 | 1981-09-22 | 評価補助パツケ−ジ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14126481U JPS5846178U (ja) | 1981-09-22 | 1981-09-22 | 評価補助パツケ−ジ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5846178U JPS5846178U (ja) | 1983-03-28 |
| JPS6216693Y2 true JPS6216693Y2 (enrdf_load_stackoverflow) | 1987-04-27 |
Family
ID=29934376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14126481U Granted JPS5846178U (ja) | 1981-09-22 | 1981-09-22 | 評価補助パツケ−ジ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5846178U (enrdf_load_stackoverflow) |
-
1981
- 1981-09-22 JP JP14126481U patent/JPS5846178U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5846178U (ja) | 1983-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2946658B2 (ja) | フリップフロップ回路 | |
| WO2007088526A1 (en) | An integrated circuit package, and a method for producing an integrated circuit package having two dies with input and output terminals of integrated circuits of the dies directly addressable for testing of the package | |
| JPS6216693Y2 (enrdf_load_stackoverflow) | ||
| EP0414014A2 (en) | Semiconductor device and method of testing the same | |
| EP0633529A1 (en) | Emulation system for microcomputer | |
| US20030141588A1 (en) | Semiconductor device | |
| JPH01293650A (ja) | 集積回路 | |
| JP3003151B2 (ja) | 半導体集積回路の設計方法 | |
| JPH0712073B2 (ja) | 故障検出回路付き大規模集積回路 | |
| JPH0465859A (ja) | ウエハ・スケール集積回路および該回路における信号伝播経路形成方法 | |
| JP2709334B2 (ja) | 半導体集積回路 | |
| JPH02112777A (ja) | 半導体集積回路 | |
| JPS63244664A (ja) | 集積回路装置 | |
| JPH1038977A (ja) | 統合化集積回路 | |
| JP2661364B2 (ja) | テスト回路方式 | |
| JPS62293821A (ja) | 論理集積回路 | |
| JPH04113580A (ja) | 半導体集積回路装置 | |
| JPH11163694A (ja) | 遅延調整方法および遅延調整回路 | |
| JPS61134846A (ja) | 電子計算機システム | |
| JPS63245122A (ja) | 半導体集積回路装置 | |
| JPS61213934A (ja) | シフトパス回路 | |
| JPH0576775B2 (enrdf_load_stackoverflow) | ||
| JPH0410040A (ja) | メモリモジュール | |
| JPH0493780A (ja) | 半導体集積回路 | |
| JPS62106656A (ja) | 集積回路 |