JPS6216477B2 - - Google Patents

Info

Publication number
JPS6216477B2
JPS6216477B2 JP57121584A JP12158482A JPS6216477B2 JP S6216477 B2 JPS6216477 B2 JP S6216477B2 JP 57121584 A JP57121584 A JP 57121584A JP 12158482 A JP12158482 A JP 12158482A JP S6216477 B2 JPS6216477 B2 JP S6216477B2
Authority
JP
Japan
Prior art keywords
circuit
reset
lsi
bit
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57121584A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5914195A (ja
Inventor
Shigehisa Wakamatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57121584A priority Critical patent/JPS5914195A/ja
Publication of JPS5914195A publication Critical patent/JPS5914195A/ja
Publication of JPS6216477B2 publication Critical patent/JPS6216477B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Static Random-Access Memory (AREA)
  • Shift Register Type Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP57121584A 1982-07-13 1982-07-13 半導体装置 Granted JPS5914195A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57121584A JPS5914195A (ja) 1982-07-13 1982-07-13 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57121584A JPS5914195A (ja) 1982-07-13 1982-07-13 半導体装置

Publications (2)

Publication Number Publication Date
JPS5914195A JPS5914195A (ja) 1984-01-25
JPS6216477B2 true JPS6216477B2 (enrdf_load_html_response) 1987-04-13

Family

ID=14814855

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57121584A Granted JPS5914195A (ja) 1982-07-13 1982-07-13 半導体装置

Country Status (1)

Country Link
JP (1) JPS5914195A (enrdf_load_html_response)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61205088U (enrdf_load_html_response) * 1985-06-13 1986-12-24
JPS6329823A (ja) * 1986-07-23 1988-02-08 Nec Corp デ−タリセツト回路
JPH01130385A (ja) * 1987-11-17 1989-05-23 Sony Corp メモリ装置
JPH01213890A (ja) * 1988-02-20 1989-08-28 Sony Corp メモリ装置
JP2682453B2 (ja) * 1994-06-22 1997-11-26 日本電気株式会社 半導体集積回路
JP5019427B2 (ja) 2006-12-07 2012-09-05 ルネサスエレクトロニクス株式会社 駆動ドライバ、シフトレジスタ及び表示装置

Also Published As

Publication number Publication date
JPS5914195A (ja) 1984-01-25

Similar Documents

Publication Publication Date Title
US4575674A (en) Macrocell array having real time diagnostics
JP2747223B2 (ja) 半導体集積回路
JPS6216477B2 (enrdf_load_html_response)
JP2531827B2 (ja) 半導体装置及びその製造方法
US6260181B1 (en) Integrated circuit and the design method thereof
US5363494A (en) Bus interface circuit for connecting bus lines having different bit ranges
JPS5986242A (ja) 半導体装置
JP2590681B2 (ja) 半導体論理回路装置
US4525639A (en) Dynamic MOS circuit block and static bipolar transistor circuit block integrated circuit device
McIver et al. A monolithic 16 X 16 digital multiplier
JPS6012741A (ja) 半導体集積回路
US20250070763A1 (en) Toggle flip-flop and counter including the same
JP2852051B2 (ja) 相補型クロックドナンド回路
JPS6126940Y2 (enrdf_load_html_response)
Menon et al. Modelling and analysis of bridging faults in emitter-coupled logic (ECL) circuits
JPH11238850A (ja) 半導体集積回路
JPS59158535A (ja) 半導体装置
Suzuki et al. A 333 ps/800 MHz 7 K-gate bipolar macrocell array employing 4 level metallization
JPS62145834A (ja) 半導体装置
JPS60140842A (ja) 半導体装置
JP2785748B2 (ja) 双方向入出力バッファ
JPS62112420A (ja) 論理回路
Gunn et al. A bipolar 16K ROM utilizing schottky diode cells
JPS62254445A (ja) アナログ・デイジタル半導体集積回路
Rieger Application specific integrated circuits (ASICs)