JPS6214920B2 - - Google Patents

Info

Publication number
JPS6214920B2
JPS6214920B2 JP57019343A JP1934382A JPS6214920B2 JP S6214920 B2 JPS6214920 B2 JP S6214920B2 JP 57019343 A JP57019343 A JP 57019343A JP 1934382 A JP1934382 A JP 1934382A JP S6214920 B2 JPS6214920 B2 JP S6214920B2
Authority
JP
Japan
Prior art keywords
shift
shift register
electronic circuit
bit
circuit blocks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57019343A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58137039A (ja
Inventor
Tsutomu Sakuma
Toshuki Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57019343A priority Critical patent/JPS58137039A/ja
Publication of JPS58137039A publication Critical patent/JPS58137039A/ja
Publication of JPS6214920B2 publication Critical patent/JPS6214920B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
JP57019343A 1982-02-09 1982-02-09 転送回路 Granted JPS58137039A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57019343A JPS58137039A (ja) 1982-02-09 1982-02-09 転送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57019343A JPS58137039A (ja) 1982-02-09 1982-02-09 転送回路

Publications (2)

Publication Number Publication Date
JPS58137039A JPS58137039A (ja) 1983-08-15
JPS6214920B2 true JPS6214920B2 (enrdf_load_stackoverflow) 1987-04-04

Family

ID=11996748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57019343A Granted JPS58137039A (ja) 1982-02-09 1982-02-09 転送回路

Country Status (1)

Country Link
JP (1) JPS58137039A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08294216A (ja) * 1995-04-20 1996-11-05 Nec Data Terminal Ltd ケーブルクランプ及びケーブルのクランプ方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4956576B2 (ja) * 2009-03-30 2012-06-20 株式会社クボタ コンバイン

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08294216A (ja) * 1995-04-20 1996-11-05 Nec Data Terminal Ltd ケーブルクランプ及びケーブルのクランプ方法

Also Published As

Publication number Publication date
JPS58137039A (ja) 1983-08-15

Similar Documents

Publication Publication Date Title
JPS63303454A (ja) バス拡張制御方式
US5111066A (en) Clock frequency doubler
JPS62140072A (ja) デジタル位相計回路
US3727204A (en) Asynchronous buffer device
JPS63228206A (ja) クロツク分配方式
JPS6214920B2 (enrdf_load_stackoverflow)
EP0124942B1 (en) Integrated memory circuit of a series-parallel-series type
JPH057738B2 (enrdf_load_stackoverflow)
JPS6179318A (ja) フリツプフロツプ回路
JPH02246610A (ja) マスタ・スレーブ型ｄフリップフロップ回路
JPH02228759A (ja) ディジタル・データ転送装置
JP2000011637A (ja) Ｆｉｆｏ型記憶装置
JP3088144B2 (ja) Ｆｉｆｏリセット回路
JPS63313919A (ja) 並一直変換装置
JP2528219B2 (ja) ステ―タスレジスタ装置
JPH0758732A (ja) ビットバッファ回路
JPH0546579B2 (enrdf_load_stackoverflow)
JPH01128152A (ja) シリアルｉ／ｏ回路
JPH0150938B2 (enrdf_load_stackoverflow)
JPS6024667A (ja) バス転送回路
JPS62296636A (ja) 位相選択可能なフリップ・フロップ
JPS5868298A (ja) シフトレジスタ回路
JPH0267011A (ja) ＢｎＺＳ回路
JPS60129871A (ja) 直列デ−タ転送回路
JPS59127135A (ja) Ｄｍａチヤンネル装置の優先権移行方式