JPS62139062A - デ−タ交換方式 - Google Patents
デ−タ交換方式Info
- Publication number
- JPS62139062A JPS62139062A JP60279096A JP27909685A JPS62139062A JP S62139062 A JPS62139062 A JP S62139062A JP 60279096 A JP60279096 A JP 60279096A JP 27909685 A JP27909685 A JP 27909685A JP S62139062 A JPS62139062 A JP S62139062A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- switching
- bank
- data
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
- Computer And Data Communications (AREA)
- Memory System (AREA)
- Control By Computers (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60279096A JPS62139062A (ja) | 1985-12-13 | 1985-12-13 | デ−タ交換方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60279096A JPS62139062A (ja) | 1985-12-13 | 1985-12-13 | デ−タ交換方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62139062A true JPS62139062A (ja) | 1987-06-22 |
JPH0426505B2 JPH0426505B2 (enrdf_load_stackoverflow) | 1992-05-07 |
Family
ID=17606357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60279096A Granted JPS62139062A (ja) | 1985-12-13 | 1985-12-13 | デ−タ交換方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62139062A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012525662A (ja) * | 2009-04-29 | 2012-10-22 | マイクロン テクノロジー, インク. | マルチポートメモリデバイスおよび方法 |
-
1985
- 1985-12-13 JP JP60279096A patent/JPS62139062A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012525662A (ja) * | 2009-04-29 | 2012-10-22 | マイクロン テクノロジー, インク. | マルチポートメモリデバイスおよび方法 |
US8930642B2 (en) | 2009-04-29 | 2015-01-06 | Micron Technology, Inc. | Configurable multi-port memory device and method thereof |
Also Published As
Publication number | Publication date |
---|---|
JPH0426505B2 (enrdf_load_stackoverflow) | 1992-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910003382B1 (ko) | 레지스터를 구비한 반도체 메모리 장치 | |
US4172283A (en) | Computer system comprising at least two individual computers and at least one system bus bar | |
US6308244B1 (en) | Information processing apparatus with improved multiple memory access and control | |
JPS62139062A (ja) | デ−タ交換方式 | |
JP3872922B2 (ja) | 半導体記憶装置及びメモリ混載ロジックlsi | |
JPH0122653B2 (enrdf_load_stackoverflow) | ||
JPH0659972A (ja) | メモリ制御装置 | |
JPS5814260A (ja) | デ−タ転送方式 | |
JPS6357819B2 (enrdf_load_stackoverflow) | ||
JPH0160864B2 (enrdf_load_stackoverflow) | ||
JPH0115900B2 (enrdf_load_stackoverflow) | ||
JPS63142455A (ja) | 半導体記憶装置 | |
JPH0227759B2 (enrdf_load_stackoverflow) | ||
JPH04291098A (ja) | 半導体記憶装置 | |
JPH0757459A (ja) | 半導体メモリ | |
KR910006792B1 (ko) | 다이랙트 메모리 억세스 컨트롤러의 억세스 메모리 확장회로 | |
JP2590695B2 (ja) | 時分割スイッチ回路 | |
JPH024020B2 (enrdf_load_stackoverflow) | ||
JP2814540B2 (ja) | ポート兼用パラレルインターフェース回路 | |
JPH0561777A (ja) | 記憶制御回路 | |
JPH04347786A (ja) | Icメモリ内蔵記憶媒体 | |
JPH0664561B2 (ja) | 同時書込み回路 | |
JPS63217444A (ja) | 多重ポ−トメモリ | |
JPS63259746A (ja) | バンクメモリ間のデ−タ転送方式 | |
JPH08235054A (ja) | 共有メモリ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |